Received: by 10.192.165.148 with SMTP id m20csp227040imm; Tue, 1 May 2018 22:05:13 -0700 (PDT) X-Google-Smtp-Source: AB8JxZqs6/E84ZY12R2RlVLi/PLg/Xpb1JzSRKw/tuhHJulOhODRwsLl+aXgomKJV1zTP59rMR9C X-Received: by 10.98.149.21 with SMTP id p21mr18041930pfd.62.1525237513692; Tue, 01 May 2018 22:05:13 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1525237513; cv=none; d=google.com; s=arc-20160816; b=YFu1hokh/yr+kGBF97RVjT5OaImhRLCw/mHDy+njvZCtnxoFJ3AGCYyksxJjFC5DVK SIsB+7VwVb29r27VuRfaFxo967PIIfDZEnLbbRL//FE82gZkKaCmCZ2LP1k9/Hj/+Mlg 1sF2/ix3trlQJEUWyH/MYtvyJ1P9NXXCDqC8hYasx4r9TCMjn8o2eTKK9ATIJ2TSpUWT 6KR8/+k4k6CuORHYa1K3filHPKORazjOuFrmy3CK/s8mZyQwHQuQAETTpt/Fxe5a0Jsq nMW1fg9ckVzAMsqIIOO6+tfnfIjYixrCQA70HCaP1CdOKsWIYUs/DkfnT4pFFsIjSLym 0uIw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:dkim-signature :arc-authentication-results; bh=DhFcJ9YAzo/tuaRo93wRv+YAvcd2XWl4qZEpjLX3Of8=; b=WPeW/wJ59ilNbetS+wO1h+Cr175mEdM4w1VU8KLAefgCnK2amndfQHbzyU1rHgxqF3 YJrbERBDXadu5FMtpjOAyMsCWDpmVAMGMHfwFgJl8YVdA6dtI03H0/L5XVkJpZyy1M0m 2HCEfNXEG8S8tXXGNmmbQmvKNzWKF12/unAxO75XEqqOXaptRk0DQ6oY/7ds65m/hOiI mecDoGuLSf2JkA5exklSGi73wB6+bX3D09Y40BFRE+pYBiuNcWB0qQ3Cj/aDd24BfRLU fP65foSH2qgjagAtJUQw7J9OCByU3JGBDZX2gqib39YH7VRb5eT9fksV8RdHl6gN8OmE D27g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=jZshgeMc; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id g5si10543137pfh.271.2018.05.01.22.04.59; Tue, 01 May 2018 22:05:13 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=jZshgeMc; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1750954AbeEBFEt (ORCPT + 99 others); Wed, 2 May 2018 01:04:49 -0400 Received: from fllnx209.ext.ti.com ([198.47.19.16]:43998 "EHLO fllnx209.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1750849AbeEBFEr (ORCPT ); Wed, 2 May 2018 01:04:47 -0400 Received: from dflxv15.itg.ti.com ([128.247.5.124]) by fllnx209.ext.ti.com (8.15.1/8.15.1) with ESMTP id w4253aT9015938; Wed, 2 May 2018 00:03:36 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=ti.com; s=ti-com-17Q1; t=1525237416; bh=KmM0+dmzPHTfJXi3LO6YiBt7y+iG4RDECwAQEYDuBtk=; h=Subject:To:CC:References:From:Date:In-Reply-To; b=jZshgeMcZm/jP4ZBOc0pMuF1GvqF4i39Wx7r+W64ktbB7P3JUzG39KlIo+RSyeSYd Sm1VEhth6PBK5bBQEH6Ddpc+dk5yTjOOK3lVKLiGI/aGp6tFeGQ+og7aTB4f9F90u6 k5JLuuitdp0ZDR5xdj2NkNTDkzN5dHZbhXgGKnik= Received: from DLEE107.ent.ti.com (dlee107.ent.ti.com [157.170.170.37]) by dflxv15.itg.ti.com (8.14.3/8.13.8) with ESMTP id w4253aAA021768; Wed, 2 May 2018 00:03:36 -0500 Received: from DLEE109.ent.ti.com (157.170.170.41) by DLEE107.ent.ti.com (157.170.170.37) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1466.3; Wed, 2 May 2018 00:03:35 -0500 Received: from dflp33.itg.ti.com (10.64.6.16) by DLEE109.ent.ti.com (157.170.170.41) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.1466.3 via Frontend Transport; Wed, 2 May 2018 00:03:35 -0500 Received: from [172.24.190.172] (ileax41-snat.itg.ti.com [10.172.224.153]) by dflp33.itg.ti.com (8.14.3/8.13.8) with ESMTP id w4253Uw7002938; Wed, 2 May 2018 00:03:32 -0500 Subject: Re: [PATCH v9 24/27] dt-bindings: timer: new bindings for TI DaVinci timer To: David Lechner , Rob Herring CC: , , , Michael Turquette , Stephen Boyd , Mark Rutland , Kevin Hilman , Bartosz Golaszewski , Adam Ford , References: <20180427001745.4116-1-david@lechnology.com> <20180427001745.4116-25-david@lechnology.com> <20180427140522.npmhjamhwxgp7y73@rob-hp-laptop> <7cea07f1-e174-8496-a27a-01f0e3082054@lechnology.com> From: Sekhar Nori Message-ID: <5d60bf07-0b86-f971-3d84-2e0bf4599891@ti.com> Date: Wed, 2 May 2018 10:33:30 +0530 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.7.0 MIME-Version: 1.0 In-Reply-To: <7cea07f1-e174-8496-a27a-01f0e3082054@lechnology.com> Content-Type: text/plain; charset="utf-8" Content-Language: en-US Content-Transfer-Encoding: 8bit X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wednesday 02 May 2018 07:22 AM, David Lechner wrote: > Sekhar, > > On 04/27/2018 09:05 AM, Rob Herring wrote: >> On Thu, Apr 26, 2018 at 07:17:42PM -0500, David Lechner wrote: >>> This adds new device tree bindings for the timer IP block of TI >>> DaVinci-like SoCs. >>> >>> Signed-off-by: David Lechner >>> --- >>> >>> v9 changes: >>> - new patch in v9 >>> >>> >>>   .../bindings/timer/ti,davinci-timer.txt       | 24 +++++++++++++++++++ >>>   1 file changed, 24 insertions(+) >>>   create mode 100644 >>> Documentation/devicetree/bindings/timer/ti,davinci-timer.txt >>> >>> diff --git >>> a/Documentation/devicetree/bindings/timer/ti,davinci-timer.txt >>> b/Documentation/devicetree/bindings/timer/ti,davinci-timer.txt >>> new file mode 100644 >>> index 000000000000..2091eca46981 >>> --- /dev/null >>> +++ b/Documentation/devicetree/bindings/timer/ti,davinci-timer.txt >>> @@ -0,0 +1,24 @@ >>> +* Device tree bindings for Texas Instruments DaVinci timer >>> + >>> +This document provides bindings for the 64-bit timer in the DaVinci >>> +architecture devices. The timer can be configured as a >>> general-purpose 64-bit >>> +timer, dual general-purpose 32-bit timers. When configured as dual >>> 32-bit >>> +timers, each half can operate in conjunction (chain mode) or >>> independently >>> +(unchained mode) of each other. >>> + >>> +It is global timer is a free running up-counter and can generate >>> interrupt >> >> Doesn't make sense, too many 'is'. >> >> There's no interrupt property listed. >> >>> +when the counter reaches preset counter values. >>> + >>> +Required properties: >>> + >>> +- compatible : should be "ti,davinci-timer". >>> +- reg : specifies base physical address and count of the registers. >>> +- clocks : the clock feeding the timer clock. >>> + >>> +Example: >>> + >>> +    clocksource: timer@20000 { >>> +        compatible = "ti,davinci-timer"; >>> +        reg = <0x20000 0x1000>; >>> +        clocks = <&pll0_auxclk>; >>> +    }; >>> --  >>> 2.17.0 >>> > > What do you think about trying to reuse the keystone timer here instead of > introducing our own binding? I assume it is basically the same since the > watchdog timer is shared already between davinci and keystone. When we move to using timer support to drivers/clocksource, surely we should look at reusing the keystone timer. But even then, I think having a separate binding document for DaVinci is not illegal. Since we are not at a stage where we re-use Keystone driver, I prefer the binding to be separate as well. The timer IP on DA830/DA850 is not the same as that available on Keystone and older DaVinci devices. There are additional compare registers (starting at 0x60) on DA830/DA850 devices which allow the same timer to be used for both clocksource and clockevent. We use that facility on DA830 today because there was a shortage of timers on that device and majority of timers had to be dedicated for DSP use. So, I think its safer to introduce a "ti,da830-timer" compatible for DA830 and DA850 timers. On interrupts question, yes, we dont use interrupt number from DT today. But defining an interrupt property that looks correct is fine, I think. Thanks, Sekhar