Received: by 10.192.165.148 with SMTP id m20csp312791imm; Wed, 2 May 2018 00:15:07 -0700 (PDT) X-Google-Smtp-Source: AB8JxZqFTUVX2s4tzjV6hGxcJFg3dAy4j3rDumBHy7BAD2gYQC/A9y+RKhGe/MbynW3juieOtyEj X-Received: by 2002:a17:902:d913:: with SMTP id c19-v6mr18577111plz.229.1525245307798; Wed, 02 May 2018 00:15:07 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1525245307; cv=none; d=google.com; s=arc-20160816; b=MYXo57uONrhDtEkwHzyqwXGIKp6N8eAqOvuDrspo4P/8kItZEcwEaXn/wmx/M93dZ0 CxGq+o54+kOoz0QbTtk7aWHl0V0460+KZaNXgOg/E865OrzGknCXGsj5zDzKbCRxdN17 kUYr5R6eeYAPEW9ZoFtOkbNGptRIWGJqY85v7uvvtMdKJ6STW3++CpVerQ6jR8FQXVrm UQdJTbeop+TeHx4X6Pt8dPq7T7TOwTb/CWPYyUUome1uu4I1gfAFwy/8VrglUdyw535r /y/W2ed4FeZZBPoJ/VfEM3WnYECn21MPMLWj1p983baFXN/uFPN+b3PikPP+31FMHBmM yEIQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:date:subject:user-agent:message-id :references:cc:in-reply-to:from:to:content-transfer-encoding :mime-version:dkim-signature:arc-authentication-results; bh=KGl0CxWx9in8Lh6YGiSi9MjtfHGnhuMiHqLnwS093wE=; b=O3KxXsKVKUlPXivcMTvHqIfcI8Q8JRqOeSrDEjG4apGPjhK0ih6f+3bw6E9CKOiOK/ h6JWKQTTuZtmHQbLtPHLFEi9hfoXMBxrf15teW20d2Db+tCSqikJCQHPPEgGhMxrF+FD V0gbO56sMEGwR9wLp7Lrxrus7No9mniHXGjD1FJoy/zoWh0YDgptgkwE7AHR33eUSbUD /1WB/YmspPldAczKQVFwQl+AoCmZevIJ5xR0iurO9MZmuvydP40hQparPt62vhxsUNBW VYv+b0HxHXfMVx+FMUgwri/nxMHs9jpS5W/JwZk8IUAx5tAssQRCdyfmqEJl7ls0Y8br rQsg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=sRzRWocc; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id h6-v6si10977787pll.21.2018.05.02.00.14.52; Wed, 02 May 2018 00:15:07 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=sRzRWocc; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751021AbeEBHOn (ORCPT + 99 others); Wed, 2 May 2018 03:14:43 -0400 Received: from mail.kernel.org ([198.145.29.99]:52836 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1750822AbeEBHOk (ORCPT ); Wed, 2 May 2018 03:14:40 -0400 Received: from localhost (unknown [104.132.1.75]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id 221932366C; Wed, 2 May 2018 07:14:40 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1525245280; bh=GFf0nWh5874KQZaYROMUuJAqT9pFfwdtYOdjeIhg2J0=; h=To:From:In-Reply-To:Cc:References:Subject:Date:From; b=sRzRWoccLM7//Lt7vJgiFtlZYBiNOMJP/DFXw8fMmBam0ZoJkkiBR8bVTSu0yPJwd fg0bJe3VrkngaJ5q/2Uy8f0tewh6DtNbYUfDCFnX/jpFZD7cxH4ZgX/QBNxzR8XDYd 35jMe96phtewhQzQWObEaWjlDvDy0LLwuc3XqWd8= Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable To: Amit Nischal , Michael Turquette , Stephen Boyd From: Stephen Boyd In-Reply-To: <1525105210-8689-3-git-send-email-anischal@codeaurora.org> Cc: Andy Gross , David Brown , Rajendra Nayak , Odelu Kukatla , Taniya Das , linux-arm-msm@vger.kernel.org, linux-soc@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Amit Nischal References: <1525105210-8689-1-git-send-email-anischal@codeaurora.org> <1525105210-8689-3-git-send-email-anischal@codeaurora.org> Message-ID: <152524527938.138124.8505584329413678951@swboyd.mtv.corp.google.com> User-Agent: alot/0.7 Subject: Re: [PATCH v6 2/3] clk: qcom: Add support for BRANCH_NO_DELAY flag for branch clocks Date: Wed, 02 May 2018 00:14:39 -0700 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Quoting Amit Nischal (2018-04-30 09:20:09) > diff --git a/drivers/clk/qcom/clk-branch.h b/drivers/clk/qcom/clk-branch.h > index 284df3f..5d621f3 100644 > --- a/drivers/clk/qcom/clk-branch.h > +++ b/drivers/clk/qcom/clk-branch.h > @@ -42,6 +42,7 @@ struct clk_branch { > #define BRANCH_HALT_ENABLE 1 /* pol: 0 =3D halt */ > #define BRANCH_HALT_ENABLE_VOTED (BRANCH_HALT_ENABLE | BRANCH_VOTE= D) > #define BRANCH_HALT_DELAY 2 /* No bit to check; just delay = */ > +#define BRANCH_NO_DELAY 3 /* No bit to check; wit= hout delay */ Let's call it BRANCH_HALT_SKIP and indicate that it's skipping the halt bit check. Technically there is a bit to check, we just refuse to check it. I've reworked and applied this patch as below. From=20f9ddbd74bf4940d3b7a0eb076eb254833660643c Mon Sep 17 00:00:00 2001 From: Amit Nischal Date: Mon, 30 Apr 2018 21:50:09 +0530 Subject: [PATCH] clk: qcom: Add support for BRANCH_HALT_SKIP flag for branch clocks There could be few clocks where the clock status bit is not required to be polled as the clock on/off would be controlled by enabling/disabling external source. Add support for the same by introducing new flag named as 'BRANCH_HALT_SKIP'. Signed-off-by: Amit Nischal [sboyd@kernel.org: Rename flag to BRANCH_HALT_SKIP] Signed-off-by: Stephen Boyd --- drivers/clk/qcom/clk-branch.c | 7 +++++-- drivers/clk/qcom/clk-branch.h | 1 + 2 files changed, 6 insertions(+), 2 deletions(-) diff --git a/drivers/clk/qcom/clk-branch.c b/drivers/clk/qcom/clk-branch.c index 26f7af315066..c58c5538b1b6 100644 --- a/drivers/clk/qcom/clk-branch.c +++ b/drivers/clk/qcom/clk-branch.c @@ -77,8 +77,11 @@ static int clk_branch_wait(const struct clk_branch *br, = bool enabling, bool voted =3D br->halt_check & BRANCH_VOTED; const char *name =3D clk_hw_get_name(&br->clkr.hw); = - /* Skip checking halt bit if the clock is in hardware gated mode */ - if (clk_branch_in_hwcg_mode(br)) + /* + * Skip checking halt bit if we're explicitly ignoring the bit or the + * clock is in hardware gated mode + */ + if (br->halt_check =3D=3D BRANCH_HALT_SKIP || clk_branch_in_hwcg_mode(br)) return 0; = if (br->halt_check =3D=3D BRANCH_HALT_DELAY || (!enabling && voted)) { diff --git a/drivers/clk/qcom/clk-branch.h b/drivers/clk/qcom/clk-branch.h index 284df3f3c55f..1702efb1c511 100644 --- a/drivers/clk/qcom/clk-branch.h +++ b/drivers/clk/qcom/clk-branch.h @@ -42,6 +42,7 @@ struct clk_branch { #define BRANCH_HALT_ENABLE 1 /* pol: 0 =3D halt */ #define BRANCH_HALT_ENABLE_VOTED (BRANCH_HALT_ENABLE | BRANCH_VOTED) #define BRANCH_HALT_DELAY 2 /* No bit to check; just delay */ +#define BRANCH_HALT_SKIP 3 /* Don't check halt bit */ = struct clk_regmap clkr; }; -- = Sent by a computer through tubes