Received: by 10.192.165.148 with SMTP id m20csp764376imm; Wed, 2 May 2018 08:27:14 -0700 (PDT) X-Google-Smtp-Source: AB8JxZri7vGzLo2r0rAakp5BbrEp64YO2zTW2UHsngh2FUmwJcofSqQaYNpPhicKzvuqh3IsjQTG X-Received: by 2002:a17:902:2006:: with SMTP id n6-v6mr20741381pla.125.1525274834600; Wed, 02 May 2018 08:27:14 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1525274834; cv=none; d=google.com; s=arc-20160816; b=ALm3NtGsBaF1BwaEPbRVrQGvGWM9FkO0roqCm0aBJIw+sSCDrx+WFwF4o77o/zmy7u TO+pnJuU7j90g2ixCtNKHuJ562dWw8sDI9rzYnGHQRxb9AiPzSsTWSqDA7hsd5vhBH2I dxgGoXAN6OVF5eKTVVomF/wRQV2sZYORClmLJtUdMbO2ft+pEE+mdzzGD5f0a04uQpH1 lq3Pic0pLDPmG4LiiezzSQTpiBZIBZFLxl3P3sreW675t5HwNJhyQDMc86G3NtDfL5y0 3H6TthlpqOdBnA6pB7Tz0Krc/7N2UGF/ge/7DJQmWyh1sWiTY+isADGThF6lJ5MBhI/C o3aQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:date:subject:cc :to:from:arc-authentication-results; bh=mAIMcTkR6a9oKomKJlYmyiBnXoUaAwbFC62uaz8iotw=; b=cBuObyMM1tVrf2TP/DqNrXjRLrg8lvjYIIXOUmFLLIEbu+ehiEL3kWPwwMAmL23/kr IAQIfBQ/HQimoC/3GxQC5PUX/mtRPnEKpxWNkAO64tKnREA3Q+c/1VG9UT8rbutN7K7y wuzbdWTSRfcw7XPlz4lvXMLBE/RINvDZwOvphOmQSVohKn2fjZ6Knr4YiS+UWhlnlHJ2 j0hb6meOhOh71x/2VnzeFgDJLxr28pU77Ws/r7zvmV/5sRgE3dE8Uemnj7J//AwwhGEU aDeYV2m7xRZjZ3bn8I9lp2Kk4Vfp6NtTtIJQ7VrwDKgZOmQ2ezclko9k0AQAxHS436Un zFvw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id t7-v6si9917854pgo.686.2018.05.02.08.27.00; Wed, 02 May 2018 08:27:14 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752658AbeEBPZt (ORCPT + 99 others); Wed, 2 May 2018 11:25:49 -0400 Received: from mx08-00178001.pphosted.com ([91.207.212.93]:49208 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1751880AbeEBPZq (ORCPT ); Wed, 2 May 2018 11:25:46 -0400 Received: from pps.filterd (m0046661.ppops.net [127.0.0.1]) by mx08-.pphosted.com (8.16.0.21/8.16.0.21) with SMTP id w42FOcEQ000727; Wed, 2 May 2018 17:25:24 +0200 Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx08-00178001.pphosted.com with ESMTP id 2hqd1jrujf-1 (version=TLSv1 cipher=ECDHE-RSA-AES256-SHA bits=256 verify=NOT); Wed, 02 May 2018 17:25:24 +0200 Received: from zeta.dmz-eu.st.com (zeta.dmz-eu.st.com [164.129.230.9]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 872A43A; Wed, 2 May 2018 15:25:23 +0000 (GMT) Received: from Webmail-eu.st.com (sfhdag5node3.st.com [10.75.127.15]) by zeta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 0A23A4E23; Wed, 2 May 2018 15:25:22 +0000 (GMT) Received: from localhost (10.75.127.47) by SFHDAG5NODE3.st.com (10.75.127.15) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Wed, 2 May 2018 17:25:21 +0200 From: Fabrice Gasnier To: , , , CC: , , Subject: [PATCH] ARM: multi_v7_defconfig: enable STM32 analog & timer drivers Date: Wed, 2 May 2018 17:24:56 +0200 Message-ID: <1525274696-11968-1-git-send-email-fabrice.gasnier@st.com> X-Mailer: git-send-email 1.9.1 MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.75.127.47] X-ClientProxiedBy: SFHDAG3NODE3.st.com (10.75.127.9) To SFHDAG5NODE3.st.com (10.75.127.15) X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:,, definitions=2018-05-02_06:,, signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This enables drivers for STM32 timer, low power timer and analog hardware that can be used on STM32MP1 SoC: - Timer & LP Timer MFD core, PWM, trigger & encoder drivers - IIO ADC/DAC/DFSDM - vrefbuf regu driver (voltage reference buffer). Signed-off-by: Fabrice Gasnier --- arch/arm/configs/multi_v7_defconfig | 10 ++++++++++ 1 file changed, 10 insertions(+) diff --git a/arch/arm/configs/multi_v7_defconfig b/arch/arm/configs/multi_v7_defconfig index e6b3c96..40f5dd8 100644 --- a/arch/arm/configs/multi_v7_defconfig +++ b/arch/arm/configs/multi_v7_defconfig @@ -535,6 +535,7 @@ CONFIG_MFD_TPS65217=y CONFIG_MFD_TPS65218=y CONFIG_MFD_TPS6586X=y CONFIG_MFD_TPS65910=y +CONFIG_MFD_STM32_LPTIMER=y CONFIG_REGULATOR_ACT8945A=y CONFIG_REGULATOR_AB8500=y CONFIG_REGULATOR_ACT8865=y @@ -567,6 +568,7 @@ CONFIG_REGULATOR_QCOM_SMD_RPM=y CONFIG_REGULATOR_RN5T618=y CONFIG_REGULATOR_S2MPS11=y CONFIG_REGULATOR_S5M8767=y +CONFIG_REGULATOR_STM32_VREFBUF=y CONFIG_REGULATOR_TI_ABB=y CONFIG_REGULATOR_TPS51632=y CONFIG_REGULATOR_TPS62360=y @@ -935,13 +937,19 @@ CONFIG_AT91_SAMA5D2_ADC=m CONFIG_BERLIN2_ADC=m CONFIG_CPCAP_ADC=m CONFIG_EXYNOS_ADC=m +CONFIG_STM32_ADC_CORE=y +CONFIG_STM32_ADC=y +CONFIG_STM32_DFSDM_ADC=y CONFIG_VF610_ADC=m CONFIG_XILINX_XADC=y +CONFIG_STM32_LPTIMER_CNT=y +CONFIG_STM32_DAC=y CONFIG_MPU3050_I2C=y CONFIG_CM36651=m CONFIG_AK8975=y CONFIG_RASPBERRYPI_POWER=y CONFIG_IIO_HRTIMER_TRIGGER=y +CONFIG_IIO_STM32_LPTIMER_TRIGGER=y CONFIG_PWM=y CONFIG_PWM_ATMEL=m CONFIG_PWM_ATMEL_HLCDC_PWM=m @@ -951,6 +959,8 @@ CONFIG_PWM_RCAR=m CONFIG_PWM_RENESAS_TPU=y CONFIG_PWM_ROCKCHIP=m CONFIG_PWM_SAMSUNG=m +CONFIG_PWM_STM32=y +CONFIG_PWM_STM32_LP=y CONFIG_PWM_SUN4I=y CONFIG_PWM_TEGRA=y CONFIG_PWM_VT8500=y -- 1.9.1