Received: by 10.192.165.148 with SMTP id m20csp913585imm; Wed, 2 May 2018 10:47:54 -0700 (PDT) X-Google-Smtp-Source: AB8JxZr31wJjeWfPnnnZFdLqxT4Ik9YyxM7s89Gi+jVlArBPYSGU8W+z9k2w4P2lFpV6wKL89Onl X-Received: by 2002:a17:902:7582:: with SMTP id j2-v6mr3065788pll.65.1525283274653; Wed, 02 May 2018 10:47:54 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1525283274; cv=none; d=google.com; s=arc-20160816; b=tcvN3ILKC8RExkcCgC6HbvHPzNuIZLgTMY0PHTUEPDhvQSs4Fhtmu9nyvdpKgSCgmE UwjTp0PkC8CfZpgid4jnq2FLqigcxlCwqXGvtBqS8+0OjrBkzxhILffO8iAmQnPGfbHx nWD4RUZP3/KBHQgtoWjOegAhwpscxpfFZQKdmZ0GNMx0rSoujzjclMSTUEN8JZmIXfwb 0TFyp/r4NMlEy3qVirz4Xxc0KYveOpLdTaw6twxZS0gmx0lT/crp/LoqkSfVQVZWX7TR tYIN8cMEHWhbkUg2VcFucVJz7qiWJPaLyBGpbbuRG+pLZ98kemvbee6KnOAsK1zMxQjc SAVQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :references:in-reply-to:mime-version:dkim-signature :arc-authentication-results; bh=YAVKTTaMZ3TFY5ubhf63OBtPDEyXI4hPgRFtMtYwIaE=; b=hq155wCNigiQvC177RsOtVyAWuyXsOVgp0KnyTyc4eUmq7rQRYDm1k5JqsDLEsienv DZTdhZGghcEgdGqHU9s+xmM1IMZcrjuCHT3OG5SM0PDX4EnmSphGOAKeljraqE8Jo2Vg pw4lrzQNhexg5iF5jJmvypEwJENuql048IA2XaKyKceudr/j+x53w9uN79Q2tJA1EjjC tgqzB4OiVsU1gRDqrQDyiwy2T2i5QkpQeKYDHLpkifv2lJT8WRHLywF+jBtydx3WpclY b7S/UV2Wj24CFyxTkA3lmb6IQ/K/i9XZH8t1VNOK8rBskMwbD0Rn/Zg9xT3yAKI2anFy A0Tg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=xKU1ZPsI; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id e187-v6si10010543pgc.127.2018.05.02.10.47.40; Wed, 02 May 2018 10:47:54 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=xKU1ZPsI; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751493AbeEBRpy (ORCPT + 99 others); Wed, 2 May 2018 13:45:54 -0400 Received: from mail.kernel.org ([198.145.29.99]:38530 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751447AbeEBRps (ORCPT ); Wed, 2 May 2018 13:45:48 -0400 Received: from mail-qk0-f175.google.com (mail-qk0-f175.google.com [209.85.220.175]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id E641221877; Wed, 2 May 2018 17:45:47 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1525283148; bh=ckfqffAzer92Hm7V3Mm0WYvXX3qMpAkRiJmi66N/hV8=; h=In-Reply-To:References:From:Date:Subject:To:Cc:From; b=xKU1ZPsIxQXkAO5Lb2DpodWPA60lEWbjwmnyTv1cv5EXaLVz/MZh0lZmZ1p/yQy9v j/gv4L3fcMNQ49cCw8IQ7eVNH+CBsp/0WlF2wKoYNG0cnskHdPVMFLHXsdT65NcqP3 OE8dnUGdjIo+SmwNZFqICJx4EvyBL3YhwivXoGuA= Received: by mail-qk0-f175.google.com with SMTP id h138so11103648qke.7; Wed, 02 May 2018 10:45:47 -0700 (PDT) X-Gm-Message-State: ALQs6tC60esTo+mLEhUX2OQPWITGA9RMwyZ49RV8esMVX/7AoJL2tKSJ 3rhpH4TJQ3X5tbkrmv4Ef/eQcKMW6KJql1jmgg== X-Received: by 10.55.44.70 with SMTP id s67mr15085671qkh.120.1525283147073; Wed, 02 May 2018 10:45:47 -0700 (PDT) MIME-Version: 1.0 Received: by 10.12.155.2 with HTTP; Wed, 2 May 2018 10:45:26 -0700 (PDT) In-Reply-To: <6fdb652b-e7f9-7035-3eda-39f763ed7ea3@st.com> References: <1524759514-12392-1-git-send-email-ludovic.Barre@st.com> <1524759514-12392-8-git-send-email-ludovic.Barre@st.com> <20180501145611.GA6842@rob-hp-laptop> <6fdb652b-e7f9-7035-3eda-39f763ed7ea3@st.com> From: Rob Herring Date: Wed, 2 May 2018 12:45:26 -0500 X-Gmail-Original-Message-ID: Message-ID: Subject: Re: [PATCH 07/11] irqchip: stm32: add stm32mp1 support with hierarchy domain To: Ludovic BARRE Cc: Thomas Gleixner , Jason Cooper , Marc Zyngier , Maxime Coquelin , Alexandre Torgue , Gerald BAEZA , Loic PALLARDY , "linux-kernel@vger.kernel.org" , "moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE" , devicetree@vger.kernel.org Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, May 2, 2018 at 11:03 AM, Ludovic BARRE wrote: > Hi Rob > > > > On 05/01/2018 04:56 PM, Rob Herring wrote: >> >> On Thu, Apr 26, 2018 at 06:18:30PM +0200, Ludovic Barre wrote: >>> >>> From: Ludovic Barre >>> >>> Exti controller has been differently integrated on stm32mp1 SoC. >>> A parent irq has only one external interrupt. A hierachy domain could >>> be used. Handlers are call by parent, each parent interrupt could be >>> masked and unmasked according to the needs. >>> >>> Signed-off-by: Ludovic Barre >>> --- >>> .../interrupt-controller/st,stm32-exti.txt | 3 + >>> drivers/irqchip/irq-stm32-exti.c | 322 >>> +++++++++++++++++++++ >>> 2 files changed, 325 insertions(+) >>> >>> diff --git >>> a/Documentation/devicetree/bindings/interrupt-controller/st,stm32-exti.txt >>> b/Documentation/devicetree/bindings/interrupt-controller/st,stm32-exti.txt >>> index edf03f0..136bd61 100644 >>> --- >>> a/Documentation/devicetree/bindings/interrupt-controller/st,stm32-exti.txt >>> +++ >>> b/Documentation/devicetree/bindings/interrupt-controller/st,stm32-exti.txt >>> @@ -5,11 +5,14 @@ Required properties: >>> - compatible: Should be: >>> "st,stm32-exti" >>> "st,stm32h7-exti" >>> + "st,stm32mp1-exti" >>> - reg: Specifies base physical address and size of the registers >>> - interrupt-controller: Indentifies the node as an interrupt controller >>> - #interrupt-cells: Specifies the number of cells to encode an >>> interrupt >>> specifier, shall be 2 >>> - interrupts: interrupts references to primary interrupt controller >>> + (only needed for exti controller with multiple exti under >>> + same parent interrupt: st,stm32-exti and st,stm32h7-exti") >>> Example: >>> diff --git a/drivers/irqchip/irq-stm32-exti.c >>> b/drivers/irqchip/irq-stm32-exti.c >>> index b38c655..ebf7146 100644 >>> --- a/drivers/irqchip/irq-stm32-exti.c >>> +++ b/drivers/irqchip/irq-stm32-exti.c >> >> >> [...] >> >>> +static const struct stm32_desc_irq stm32mp1_desc_irq[] = { >>> + { .exti = 1, .irq_parent = 7 }, >>> + { .exti = 2, .irq_parent = 8 }, >>> + { .exti = 3, .irq_parent = 9 }, >>> + { .exti = 4, .irq_parent = 10 }, >>> + { .exti = 5, .irq_parent = 23 }, >>> + { .exti = 6, .irq_parent = 64 }, >>> + { .exti = 7, .irq_parent = 65 }, >>> + { .exti = 8, .irq_parent = 66 }, >>> + { .exti = 9, .irq_parent = 67 }, >>> + { .exti = 10, .irq_parent = 40 }, >>> + { .exti = 11, .irq_parent = 42 }, >>> + { .exti = 12, .irq_parent = 76 }, >>> + { .exti = 13, .irq_parent = 77 }, >>> + { .exti = 14, .irq_parent = 121 }, >>> + { .exti = 15, .irq_parent = 127 }, >>> + { .exti = 16, .irq_parent = 1 }, >>> + { .exti = 65, .irq_parent = 144 }, >>> + { .exti = 68, .irq_parent = 143 }, >>> + { .exti = 73, .irq_parent = 129 }, >>> +}; >> >> >> You can use an interrupt-map property rather than put this into the >> driver. > > > interrupt-map seemed interesting and promising like used in pci host. > At first sight this property can't be used into node with > "interrupt-controller" property (see in drivers/of/irq.c function: > of_irq_parse_raw) because "of_irq_parse_raw" checks if node got > it first, and after lookup the interrupt-map. > > Rob, Thomas, Jason, Marc what do you prefers or the right ways...? I believe the correct thing to do is simply drop "interrupt-controller". Rob