Received: by 10.192.165.148 with SMTP id m20csp1776426imm; Thu, 3 May 2018 05:22:03 -0700 (PDT) X-Google-Smtp-Source: AB8JxZr+2/GPZsNY+dNtfqXNi+/bLk27S3yevOoz51C8wMYfleJA/ftdrCIXsf9EXqF6O6InOBOC X-Received: by 10.98.112.2 with SMTP id l2mr23011357pfc.40.1525350123460; Thu, 03 May 2018 05:22:03 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1525350123; cv=none; d=google.com; s=arc-20160816; b=r16gYXN2yRPo0WqO3NNK7hClrS6nsNz+e3YFHd6TATd0llEQhcpj/o/GrvrD0c132f 9N/taeD6prwS88WZjaTeRu9H01Tl/fQS320BLxvysIQMhan4EtePyfzYTOIcz2uijVX+ r6g4KWV61HTxtqaM6kIuVAtioJLL+hgtXoyjlNVtlbde3BuWAVF5C4wg3qA+n9Ces9Sq IyuTQxq1HObzWj+P0yM4PyA4R1dnNexSehQJ03HwuPNhq/+FPFQJ7WSEyk0yX7W9jNEG GZajRupFkopw70fdBefC1uEwMskPCdYTDNsdJSrbSiw/TsLcTT0Zx53Z/xfjkBmKQPpu yOxQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dmarc-filter:dkim-signature:dkim-signature :arc-authentication-results; bh=yUNKa3CZLgZVztlPqt3r5FhQXH1FAz0YCnLrIfHuZsA=; b=OYlhnk8KEcuQ8UvX0bunB76Em03XnRiQzS0oxo+MoKDCCzsWLecVEcRYfmk44zncTY nBgBjN2YmXBwtINOdr3EqdnXqNunjY5KR9MzGFzw0tyBhSLTGB2M4nWj1X3a+hytvcrS coGpkENCLOYZxpldhxON+7YUke5rQiaa3S+JawsBbUHlm0HhCqbp4JHE4mc67uXSB+7r pPW4BjjxyRZt5B5y5bQEFZTukE1sMDWjE5zYriiWJOW92OykM37DpuiPtphQYbWyspz9 jMon2QSMIlNcqA5JWFbnHADA3aMomlKrm9ulSuSJ2Holq25AuNLorSNHFgIWrb9Gh+g0 aMhw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=ankUlvOh; dkim=pass header.i=@codeaurora.org header.s=default header.b=hJ5j9SFl; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id x10-v6si4750990plv.1.2018.05.03.05.21.49; Thu, 03 May 2018 05:22:03 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=ankUlvOh; dkim=pass header.i=@codeaurora.org header.s=default header.b=hJ5j9SFl; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751495AbeECMVT (ORCPT + 99 others); Thu, 3 May 2018 08:21:19 -0400 Received: from smtp.codeaurora.org ([198.145.29.96]:41612 "EHLO smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751805AbeECMVN (ORCPT ); Thu, 3 May 2018 08:21:13 -0400 Received: by smtp.codeaurora.org (Postfix, from userid 1000) id C9629607E4; Thu, 3 May 2018 12:21:12 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1525350072; bh=tXjK/gF5CpzbO1iItWCEjGYMj0vXSgRCRlmDFy/9Riw=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=ankUlvOhkG1m/TO8JuLRJlhaF6bs734A3LsoMv3fPH2svOd1prmEF0HICApN3ny5D atLYb+ei0toTLk9aCw2qCrb/tvT0iZlhy4yUvzRAkLN6jLnUxKAa0IMGyeywkz6I5Z tjG22094M32/I41iO3Bn72F5j+ykd/kg6BXGzD60= X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on pdx-caf-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.8 required=2.0 tests=ALL_TRUSTED,BAYES_00, DKIM_SIGNED,T_DKIM_INVALID autolearn=no autolearn_force=no version=3.4.0 Received: from absahu-linux.qualcomm.com (blr-c-bdr-fw-01_globalnat_allzones-outside.qualcomm.com [103.229.19.19]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: absahu@smtp.codeaurora.org) by smtp.codeaurora.org (Postfix) with ESMTPSA id BAA7E60AD4; Thu, 3 May 2018 12:21:07 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1525350071; bh=tXjK/gF5CpzbO1iItWCEjGYMj0vXSgRCRlmDFy/9Riw=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=hJ5j9SFlvW+wBIGQwkzbSU66zHT7Khxu3PzhOJvORR215IK3q/QYzVfj0fW+3hE2n AjO/XaUuhJWcLdVDlri8Fp41+04Qq/pjVdadvEP84qX6OAA04MHiSV0GE6Ytq3+Uol vTMo3LvFURe4vb3z0vzp+MJ/IZzQRknaOTLcbczM= DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org BAA7E60AD4 Authentication-Results: pdx-caf-mail.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: pdx-caf-mail.web.codeaurora.org; spf=none smtp.mailfrom=absahu@codeaurora.org From: Abhishek Sahu To: Boris Brezillon Cc: David Woodhouse , Brian Norris , Marek Vasut , Richard Weinberger , Miquel Raynal , linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, linux-mtd@lists.infradead.org, Andy Gross , Archit Taneja , Abhishek Sahu Subject: [PATCH v2 04/14] mtd: rawnand: qcom: use the ecc strength from device parameter Date: Thu, 3 May 2018 17:50:31 +0530 Message-Id: <1525350041-22995-5-git-send-email-absahu@codeaurora.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1525350041-22995-1-git-send-email-absahu@codeaurora.org> References: <1525350041-22995-1-git-send-email-absahu@codeaurora.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Currently the driver uses the ECC strength specified in DT. The QPIC/EBI2 NAND supports 4 or 8-bit ECC correction. The same kind of board can have different NAND parts so use the ECC strength from device parameters if it is not specified in DT. Signed-off-by: Abhishek Sahu --- * Changes from v1: 1. Removed the custom logic and used the helper fuction. drivers/mtd/nand/raw/qcom_nandc.c | 31 ++++++++++++++++++++++--------- 1 file changed, 22 insertions(+), 9 deletions(-) diff --git a/drivers/mtd/nand/raw/qcom_nandc.c b/drivers/mtd/nand/raw/qcom_nandc.c index b554fb6..a8d71ce 100644 --- a/drivers/mtd/nand/raw/qcom_nandc.c +++ b/drivers/mtd/nand/raw/qcom_nandc.c @@ -2315,13 +2315,21 @@ static int qcom_nand_ooblayout_free(struct mtd_info *mtd, int section, .free = qcom_nand_ooblayout_free, }; +static int +qcom_nandc_calc_ecc_bytes(int step_size, int strength) +{ + return strength == 4 ? 12 : 16; +} +NAND_ECC_CAPS_SINGLE(qcom_nandc_ecc_caps, qcom_nandc_calc_ecc_bytes, + NANDC_STEP_SIZE, 4, 8); + static int qcom_nand_host_setup(struct qcom_nand_host *host) { struct nand_chip *chip = &host->chip; struct mtd_info *mtd = nand_to_mtd(chip); struct nand_ecc_ctrl *ecc = &chip->ecc; struct qcom_nand_controller *nandc = get_qcom_nand_controller(chip); - int cwperpage, bad_block_byte; + int cwperpage, bad_block_byte, ret; bool wide_bus; int ecc_mode = 1; @@ -2334,8 +2342,20 @@ static int qcom_nand_host_setup(struct qcom_nand_host *host) return -EINVAL; } + cwperpage = mtd->writesize / ecc->size; + + /* + * Each CW has 4 available OOB bytes which will be protected with ECC + * so remaining bytes can be used for ECC. + */ + ret = nand_ecc_param_setup(chip, &qcom_nandc_ecc_caps, + mtd->oobsize - (cwperpage << 2)); + if (ret) { + dev_err(nandc->dev, "No valid ecc settings possible\n"); + return ret; + } + wide_bus = chip->options & NAND_BUSWIDTH_16 ? true : false; - if (ecc->strength >= 8) { /* 8 bit ECC defaults to BCH ECC on all platforms */ host->bch_enabled = true; @@ -2403,7 +2423,6 @@ static int qcom_nand_host_setup(struct qcom_nand_host *host) mtd_set_ooblayout(mtd, &qcom_nand_ooblayout_ops); - cwperpage = mtd->writesize / ecc->size; nandc->max_cwperpage = max_t(unsigned int, nandc->max_cwperpage, cwperpage); @@ -2419,12 +2438,6 @@ static int qcom_nand_host_setup(struct qcom_nand_host *host) * for 8 bit ECC */ host->cw_size = host->cw_data + ecc->bytes; - - if (ecc->bytes * (mtd->writesize / ecc->size) > mtd->oobsize) { - dev_err(nandc->dev, "ecc data doesn't fit in OOB area\n"); - return -EINVAL; - } - bad_block_byte = mtd->writesize - host->cw_size * (cwperpage - 1) + 1; host->cfg0 = (cwperpage - 1) << CW_PER_PAGE -- QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by The Linux Foundation