Received: by 10.192.165.148 with SMTP id m20csp1778255imm; Thu, 3 May 2018 05:23:19 -0700 (PDT) X-Google-Smtp-Source: AB8JxZp4SyiAbvrffAkiUve1KAvesCDqskUniKNBcnB3jImK0Pgx4qVOLhlHJmuJXc3XuKk6KkQ0 X-Received: by 2002:a65:5786:: with SMTP id b6-v6mr13984046pgr.241.1525350199589; Thu, 03 May 2018 05:23:19 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1525350199; cv=none; d=google.com; s=arc-20160816; b=aFeXvdHaE1t0lmRfijY83GHyM120pf0NjbllGpsXiAqxDTteklIHzmoeM9+MRUI+ab UY2ThkgYcDrXBqP7ehJpOXzihTRj7kPbX6vmK7bVu8vR97Q6XRrDnMvEi7PRJXlnPFI4 /RADoz+zHIIVoI83/VkY2vv31MRNUrmcK5wd/6RxCz1wrIXPC/rcSohJkxDLWTm4lh3G u2GJIUm3t6mA+we5UJnP8lf5rI2Y9d2EtVuRCUIyZbbgBWdpNW6S37r5WKjj2HndUIrx q3JKLAMEY6rghdcDU+h6b6Cc4EI8G+puQ0pgf1GzC4tWLU4zV8KcWRD3nJ2bdJEn8opO hKQQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dmarc-filter:dkim-signature:dkim-signature :arc-authentication-results; bh=dQM8KDgj0c0SyvDhwN+z1yG9q0xGk3lwoDxEDfq0IdE=; b=zYK1jy43NLMyaIStGuBtpJPtgLQT9lJqH0RXRfjf64ISNA297bG2aJ+5gIGJv3Sk68 Giqbx91nc4ULAwbP0HfjHKwcdCg5g+EbXhODkIhVRYCxtXW3A1lrYrtc3V0KKZPdQM+P JYpfIHnZ8Y+TQTt3ko8ZtX017izqW+m1r1tG39HM63Y5FsZch1aEkfLa84DTfsPf5Uqb 3aeEL5CEoJvDa6XL9faymSooSSekmpJhpU7l9Z1Pk2hZBju866xOsgL1tsoN7Zbu/eS1 8SQ3apMPZY9BgnVtwcnPh59K14jRg7Tb2f/uwWltkJWQIlQAGoIUD0ADitisQxGMlyUf 1uLA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=eljmmzy3; dkim=pass header.i=@codeaurora.org header.s=default header.b=eljmmzy3; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j18-v6si11253278pgn.78.2018.05.03.05.23.05; Thu, 03 May 2018 05:23:19 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=eljmmzy3; dkim=pass header.i=@codeaurora.org header.s=default header.b=eljmmzy3; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751799AbeECMV1 (ORCPT + 99 others); Thu, 3 May 2018 08:21:27 -0400 Received: from smtp.codeaurora.org ([198.145.29.96]:41890 "EHLO smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751173AbeECMVW (ORCPT ); Thu, 3 May 2018 08:21:22 -0400 Received: by smtp.codeaurora.org (Postfix, from userid 1000) id 8662D607E4; Thu, 3 May 2018 12:21:21 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1525350081; bh=BHugtnDLINtYDiLWy9d8fHSClXu/5UMehuevtOhGxYM=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=eljmmzy3Ymo3kaNuMVo9JXdVdRoopc7LA00CvmGGg6WPt8dzWrMRD/E45CqgyiWiT 5nFav/4N5ePjtJLO8+zORdc4GuK39NNY6+nfadRm3gN4jFi5j3QlsANQjfLQOLtMw5 vaKswj+IvoQ/5oclpMLAiTb7N54sYc6tQDD9TgSs= X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on pdx-caf-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.8 required=2.0 tests=ALL_TRUSTED,BAYES_00, DKIM_SIGNED,T_DKIM_INVALID autolearn=no autolearn_force=no version=3.4.0 Received: from absahu-linux.qualcomm.com (blr-c-bdr-fw-01_globalnat_allzones-outside.qualcomm.com [103.229.19.19]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: absahu@smtp.codeaurora.org) by smtp.codeaurora.org (Postfix) with ESMTPSA id 27AAF607CF; Thu, 3 May 2018 12:21:16 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1525350081; bh=BHugtnDLINtYDiLWy9d8fHSClXu/5UMehuevtOhGxYM=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=eljmmzy3Ymo3kaNuMVo9JXdVdRoopc7LA00CvmGGg6WPt8dzWrMRD/E45CqgyiWiT 5nFav/4N5ePjtJLO8+zORdc4GuK39NNY6+nfadRm3gN4jFi5j3QlsANQjfLQOLtMw5 vaKswj+IvoQ/5oclpMLAiTb7N54sYc6tQDD9TgSs= DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org 27AAF607CF Authentication-Results: pdx-caf-mail.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: pdx-caf-mail.web.codeaurora.org; spf=none smtp.mailfrom=absahu@codeaurora.org From: Abhishek Sahu To: Boris Brezillon Cc: David Woodhouse , Brian Norris , Marek Vasut , Richard Weinberger , Miquel Raynal , linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, linux-mtd@lists.infradead.org, Andy Gross , Archit Taneja , Abhishek Sahu Subject: [PATCH v2 06/14] mtd: rawnand: qcom: erased page detection for uncorrectable errors only Date: Thu, 3 May 2018 17:50:33 +0530 Message-Id: <1525350041-22995-7-git-send-email-absahu@codeaurora.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1525350041-22995-1-git-send-email-absahu@codeaurora.org> References: <1525350041-22995-1-git-send-email-absahu@codeaurora.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Following is the flow in the HW if controller tries to read erased page 1. First ECC uncorrectable error will be generated from ECC engine since ECC engine first calculates the ECC with all 0xff and match the calculated ECC with ECC code in OOB (which is again all 0xff). 2. After getting ECC error, erased CW detection logic will be applied which is different for BCH and RS ECC a. For BCH, HW checks if all the bytes in page are 0xff and then it updates the status in separate register NAND_ERASED_CW_DETECT_STATUS. b. For RS ECC, the HW reports the same error when reading an erased CW, but it notifies that it is an erased CW by placing special characters at certain offsets in the buffer. So the erased CW detect status should be checked only if ECC engine generated the uncorrectable error. Currently for all other operational errors also (like TIMEOUT, MPU errors, etc.), the erased CW detect logic is being applied so fix this and return EIO for other operational errors. Signed-off-by: Abhishek Sahu --- * Changes from v1: 1. Added more detail in commit message 2. Added comment before each if/else 3. Removed redundant check for BS_UNCORRECTABLE_BIT drivers/mtd/nand/raw/qcom_nandc.c | 65 ++++++++++++++++++++++++++------------- 1 file changed, 43 insertions(+), 22 deletions(-) diff --git a/drivers/mtd/nand/raw/qcom_nandc.c b/drivers/mtd/nand/raw/qcom_nandc.c index 3d1ff54..e6a21598 100644 --- a/drivers/mtd/nand/raw/qcom_nandc.c +++ b/drivers/mtd/nand/raw/qcom_nandc.c @@ -1578,6 +1578,7 @@ static int parse_read_errors(struct qcom_nand_host *host, u8 *data_buf, struct nand_ecc_ctrl *ecc = &chip->ecc; unsigned int max_bitflips = 0; struct read_stats *buf; + bool flash_op_err = false; int i; buf = (struct read_stats *)nandc->reg_read_buf; @@ -1599,8 +1600,18 @@ static int parse_read_errors(struct qcom_nand_host *host, u8 *data_buf, buffer = le32_to_cpu(buf->buffer); erased_cw = le32_to_cpu(buf->erased_cw); - if (flash & (FS_OP_ERR | FS_MPU_ERR)) { + /* + * Check ECC failure for each codeword. ECC failure can + * happen in either of the following conditions + * 1. If number of bitflips are greater than ECC engine + * capability. + * 2. If this codeword contains all 0xff for which erased + * codeword detection check will be done. + */ + if ((flash & FS_OP_ERR) && (buffer & BS_UNCORRECTABLE_BIT)) { bool erased; + int ret, ecclen, extraooblen; + void *eccbuf; /* ignore erased codeword errors */ if (host->bch_enabled) { @@ -1618,29 +1629,36 @@ static int parse_read_errors(struct qcom_nand_host *host, u8 *data_buf, continue; } - if (buffer & BS_UNCORRECTABLE_BIT) { - int ret, ecclen, extraooblen; - void *eccbuf; + eccbuf = oob_buf ? oob_buf + oob_len : NULL; + ecclen = oob_buf ? host->ecc_bytes_hw : 0; + extraooblen = oob_buf ? oob_len : 0; - eccbuf = oob_buf ? oob_buf + oob_len : NULL; - ecclen = oob_buf ? host->ecc_bytes_hw : 0; - extraooblen = oob_buf ? oob_len : 0; - - /* - * make sure it isn't an erased page reported - * as not-erased by HW because of a few bitflips - */ - ret = nand_check_erased_ecc_chunk(data_buf, - data_len, eccbuf, ecclen, oob_buf, - extraooblen, ecc->strength); - if (ret < 0) { - mtd->ecc_stats.failed++; - } else { - mtd->ecc_stats.corrected += ret; - max_bitflips = - max_t(unsigned int, max_bitflips, ret); - } + /* + * make sure it isn't an erased page reported + * as not-erased by HW because of a few bitflips + */ + ret = nand_check_erased_ecc_chunk(data_buf, + data_len, eccbuf, ecclen, oob_buf, + extraooblen, ecc->strength); + if (ret < 0) { + mtd->ecc_stats.failed++; + } else { + mtd->ecc_stats.corrected += ret; + max_bitflips = + max_t(unsigned int, max_bitflips, ret); } + /* + * Check if MPU or any other operational error (timeout, + * device failure, etc.) happened for this codeword and + * make flash_op_err true. If flash_op_err is set, then + * EIO will be returned for page read. + */ + } else if (flash & (FS_OP_ERR | FS_MPU_ERR)) { + flash_op_err = true; + /* + * No ECC or operational errors happened. Check the number of + * bits corrected and update the ecc_stats.corrected. + */ } else { unsigned int stat; @@ -1654,6 +1672,9 @@ static int parse_read_errors(struct qcom_nand_host *host, u8 *data_buf, oob_buf += oob_len + ecc->bytes; } + if (flash_op_err) + return -EIO; + return max_bitflips; } -- QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by The Linux Foundation