Received: by 10.192.165.148 with SMTP id m20csp1948553imm; Thu, 3 May 2018 07:59:48 -0700 (PDT) X-Google-Smtp-Source: AB8JxZosp+vMBwcmWCm2FT5e3/i0ZGsK4PXUZ/7iXOo3l4ZrD8nwS8ohzJZRYOf8odAdB9eND0fF X-Received: by 2002:a17:902:b184:: with SMTP id s4-v6mr16619873plr.359.1525359588457; Thu, 03 May 2018 07:59:48 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1525359588; cv=none; d=google.com; s=arc-20160816; b=vZAkEKsrI6giuCePy89cm4g7QjYiv9OnHupm9B3AwNxDF+8xJ/LG5wsvajDqT8E0IS Z8USYhQNH16WJNMegHOrTL9l2GPe8kM8JWKt4/LFHkyx/CqbKSRmUWmBjDqyeS6iUaEY a2839a0aokvJ10UQ0iTtc8VcK9ApRKNSoHrRdEWLPf5s08eXmZi5DKn27CwOhZVS4IqN W/EHA1tAseBwltGs1EO/bI42saecFg4K9MeyipzWMYG84MGKshNyTuxKMw7e9Q5ACEQy wmIe+NnMeM8t+YYV1H6Shlz1v/2vkWwPKwDaJg3vkRrgC2g6ArbDeYygiZqLfE+XyGge C3uA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:arc-authentication-results; bh=gZ2OHe8QlsdkvfQGzAeDZHuSiWYAATiII9yy4rnjtP0=; b=mcrvOOpJs06FkOX6YX8uyydZ33bgif65R8ehP25RGKPrTrYaDIclR3BrR5VJlza/Lm Docr4bOJ04QyCXzM6Ur/RjoPYu4aA5iilC12Twaoj2b1kyuOPhRBWpVkqCx5DSVTBgLz e58R+oPPZUxOXL5pX4cAU1U8RBxRvAnytiDA42w99yd5eWX4+6qpXyGLezQLq2on1NH+ BmoYDoE/j0CN9w+8N3gSCf+oyFqcytc3+ryz5EwKuQqNmoAqTeIqCPmcRsOohnYnUVxg N+JIJQmSuN+ipafcReUzYaPKoOb00QcWjwjfDC9Ihn4pxOcCl3Ny8RHL/CtdIu+FCb4R jZcw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j3-v6si13673640pld.300.2018.05.03.07.59.33; Thu, 03 May 2018 07:59:48 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751152AbeECO6s (ORCPT + 99 others); Thu, 3 May 2018 10:58:48 -0400 Received: from mx08-00178001.pphosted.com ([91.207.212.93]:36960 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1750954AbeECO6q (ORCPT ); Thu, 3 May 2018 10:58:46 -0400 Received: from pps.filterd (m0046660.ppops.net [127.0.0.1]) by mx08-.pphosted.com (8.16.0.21/8.16.0.21) with SMTP id w43En0ZS026686; Thu, 3 May 2018 16:58:11 +0200 Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx08-00178001.pphosted.com with ESMTP id 2hqe3fnu9j-1 (version=TLSv1 cipher=ECDHE-RSA-AES256-SHA bits=256 verify=NOT); Thu, 03 May 2018 16:58:11 +0200 Received: from zeta.dmz-eu.st.com (zeta.dmz-eu.st.com [164.129.230.9]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 29C5238; Thu, 3 May 2018 14:58:10 +0000 (GMT) Received: from Webmail-eu.st.com (sfhdag3node2.st.com [10.75.127.8]) by zeta.dmz-eu.st.com (STMicroelectronics) with ESMTP id D66B82D70; Thu, 3 May 2018 14:58:10 +0000 (GMT) Received: from [10.201.21.58] (10.75.127.45) by SFHDAG3NODE2.st.com (10.75.127.8) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Thu, 3 May 2018 16:58:10 +0200 Subject: Re: [PATCH 0/3] ARM: dts: stm32: Add display support on stm32f469-disco To: Philippe Cornu , Rob Herring , Mark Rutland , Russell King , Maxime Coquelin , , , CC: Benjamin Gaignard , Yannick Fertre , Vincent Abriou References: <20180215082014.30383-1-philippe.cornu@st.com> From: Alexandre Torgue Message-ID: <0b6b2bac-a9b5-2e08-5da6-e367a083b03d@st.com> Date: Thu, 3 May 2018 16:58:00 +0200 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.7.0 MIME-Version: 1.0 In-Reply-To: <20180215082014.30383-1-philippe.cornu@st.com> Content-Type: text/plain; charset="utf-8"; format=flowed Content-Language: en-US Content-Transfer-Encoding: 7bit X-Originating-IP: [10.75.127.45] X-ClientProxiedBy: SFHDAG4NODE2.st.com (10.75.127.11) To SFHDAG3NODE2.st.com (10.75.127.8) X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:,, definitions=2018-05-03_07:,, signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Philippe On 02/15/2018 09:20 AM, Philippe Cornu wrote: > This serie adds the mipi dsi support to stm32f469 and enables it > on the stm32f469-disco board. > > Philippe CORNU (1): > ARM: dts: stm32: Add display support on stm32f469-disco > > Philippe Cornu (2): > ARM: dts: stm32: Add dt-bindings gpio.h include on stm32f469-disco > ARM: dts: stm32: Add new stm32f469 dtsi file with mipi dsi > > arch/arm/boot/dts/stm32f469-disco.dts | 54 +++++++++++++++++++++++++++++++++-- > arch/arm/boot/dts/stm32f469.dtsi | 19 ++++++++++++ > 2 files changed, 71 insertions(+), 2 deletions(-) > create mode 100644 arch/arm/boot/dts/stm32f469.dtsi > Thanks for new dtsi file. Series applied on stm32-next. Regards Alex