Received: by 10.192.165.148 with SMTP id m20csp470016imm; Fri, 4 May 2018 00:43:27 -0700 (PDT) X-Google-Smtp-Source: AB8JxZoSRhZ0nFXwrEHfG/wSUcbyJNfvVJWf606VkS61hJpQZ4FyW3UoolX6JsXaVeFxfnaYzrYS X-Received: by 2002:a17:902:164:: with SMTP id 91-v6mr27095734plb.134.1525419807855; Fri, 04 May 2018 00:43:27 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1525419807; cv=none; d=google.com; s=arc-20160816; b=wLxSM2ods4uNUQ6SBJyt+0Pj1Yr5Mr7znr2m/ibxvaKMKHfcJ0eDoR+fRZqp2u/Sxj GTTRSITgxtB0Ug/2j7DGj0XkCK1vp5YptaYGbQfNrscT/fAhMA77Utj/KQAUqg/J2hz6 ymOCWM+DFXBhR8mCwXD3pv44Pev19KpMv7fIO3cC6dRgDuoq2zBW+TfYUxmP90pbqiwN 2ItC0jdalsS/IFcPXOewWe66MSWvOOQcVatB9yuSunZAaZzNI4BgqcXSmofQzt/Ba3bF Dp/+ByGoGlirTrnJQERGro6bkU8fjiqvg3gfqvdhcbpxlt3kdP0bExuivoTxOrbKOq9Y 9WBg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:arc-authentication-results; bh=Xn7ZOB3LfIxW5iePsSuJeN7sLqW0YIM85TXIJGtX7Vc=; b=MdP8J1BmUvTCTo8wE++oG9h4ycpATuU+K+f4dL1i//50mhsTWi30q+0WOBAEWsk3/o pvO4QxtPoRiHNCBWNn2/NuV7gESYlPAm+TE87aychhwmWlsOs+75x72kpVedSjSqQ6uG NEE5YlrrmusOpf5SaRyt8CHW8N6rh5T8BlwJZTv0JahlZXd6ghiXUFF+dB1YkkUFZvYw apJAM2Zq3gUx8WjRFqZLAoDE4j5qzphtG1+8GCCWJl5zMOVV91el7XXUVqTu4j4BYx8c nL3DT3Zvcd8HFg0GeqCo7IW6piieMPO4ZtBv8f7Acxy9tGtWOl6jFfuLxXYZ0eMp0smv mVqw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b3-v6si15490325pld.2.2018.05.04.00.43.13; Fri, 04 May 2018 00:43:27 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751189AbeEDHnA (ORCPT + 99 others); Fri, 4 May 2018 03:43:00 -0400 Received: from mx07-00178001.pphosted.com ([62.209.51.94]:20846 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1750707AbeEDHm7 (ORCPT ); Fri, 4 May 2018 03:42:59 -0400 Received: from pps.filterd (m0046668.ppops.net [127.0.0.1]) by mx07-.pphosted.com (8.16.0.21/8.16.0.21) with SMTP id w447cnDP003379; Fri, 4 May 2018 09:42:13 +0200 Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx07-00178001.pphosted.com with ESMTP id 2hqd2r9vcp-1 (version=TLSv1 cipher=ECDHE-RSA-AES256-SHA bits=256 verify=NOT); Fri, 04 May 2018 09:42:13 +0200 Received: from zeta.dmz-eu.st.com (zeta.dmz-eu.st.com [164.129.230.9]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 192B73A; Fri, 4 May 2018 07:42:13 +0000 (GMT) Received: from Webmail-eu.st.com (sfhdag3node2.st.com [10.75.127.8]) by zeta.dmz-eu.st.com (STMicroelectronics) with ESMTP id D7AA2168A; Fri, 4 May 2018 07:42:12 +0000 (GMT) Received: from [10.201.21.58] (10.75.127.47) by SFHDAG3NODE2.st.com (10.75.127.8) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Fri, 4 May 2018 09:42:12 +0200 Subject: Re: [PATCH] ARM: multi_v7_defconfig: enable STM32 analog & timer drivers To: Arnd Bergmann CC: Fabrice Gasnier , Russell King - ARM Linux , Maxime Coquelin , Linux ARM , Linux Kernel Mailing List References: <1525274696-11968-1-git-send-email-fabrice.gasnier@st.com> From: Alexandre Torgue Message-ID: <84f8b1bf-d6df-ca0e-cb3f-e5b7f7ded14b@st.com> Date: Fri, 4 May 2018 09:42:03 +0200 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.7.0 MIME-Version: 1.0 In-Reply-To: Content-Type: text/plain; charset="utf-8"; format=flowed Content-Language: en-US Content-Transfer-Encoding: 7bit X-Originating-IP: [10.75.127.47] X-ClientProxiedBy: SFHDAG2NODE2.st.com (10.75.127.5) To SFHDAG3NODE2.st.com (10.75.127.8) X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:,, definitions=2018-05-04_02:,, signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 05/04/2018 12:12 AM, Arnd Bergmann wrote: > On Thu, May 3, 2018 at 10:05 AM, Alexandre Torgue > wrote: >> Hi Fabrice, >> >> On 05/02/2018 05:24 PM, Fabrice Gasnier wrote: >>> >>> This enables drivers for STM32 timer, low power timer and analog hardware >>> that can be used on STM32MP1 SoC: >>> - Timer & LP Timer MFD core, PWM, trigger & encoder drivers >>> - IIO ADC/DAC/DFSDM >>> - vrefbuf regu driver (voltage reference buffer). >>> >>> Signed-off-by: Fabrice Gasnier >>> --- >>> arch/arm/configs/multi_v7_defconfig | 10 ++++++++++ >>> 1 file changed, 10 insertions(+) >>> >> >> Applied on stm32-next. >> >> Arnd, >> Do you agree if I take multi_v7_defconfig related patches in my stm32 pull >> requests ? > > Yes, just make sure that all drivers that can reasonably be loadable > modules are configured that way rather than as built-in, so a defconfig > build doesn't become too big. Ok. You're right, this drivers could be configured as module. We just need to verify impact before send it. Regards alex > > Arnd >