Received: by 10.192.165.148 with SMTP id m20csp378011imm; Fri, 4 May 2018 11:41:59 -0700 (PDT) X-Google-Smtp-Source: AB8JxZrNL9loxk/TxVQNSFDz14b/O+dc26yg0FTVQwZP/aVrRa5XBnowxd7o+ExETpvkW5sE+tcU X-Received: by 2002:a17:902:a985:: with SMTP id bh5-v6mr29481490plb.0.1525459319879; Fri, 04 May 2018 11:41:59 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1525459319; cv=none; d=google.com; s=arc-20160816; b=e3srYShTopytUVl3id4lZCuGHuLcCQWlRRDr/pNRynyw7V0Dxx2FqluJLGj5GaKFoB 3M0OV2kRLaeAquI8FjSFH6XMExBg023KSwfe0ovIewlPBfLG+qC4Rt8OUkJpZNNr754+ 9qoF1FaN/Q7b42lS7Tkq16iQ9BzIk5lroIiKRWg2y+Rii1t2gd91j+3l5iH6c6tvfQdf xhRV8Y47FXCjq6dcGt/5vNzpEYzWjOKQnHvuuoDopSVFtzzWVvIJB+uLcAN/LPEP8wWJ xlkrdgEl2mWJxJ4pNFVlv0lmxjjQkXzD8BlF8hBDa9t3zuu11vXlzciazd/cITZBSjIu Qh3A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:subject:cc:to:from:date :arc-authentication-results; bh=qJ3LFIevy2RjRDO7OrOsGYTSEAf+rCoLPuPMzaGE7C4=; b=C9W65cIW/eE6yovlamdzEE63ZzeJ9/iAvbnCfShvgW0BaG6cnOW9FYldZsN0AE6+EQ LPy62RhkL75nqyQZP+YDofvHYj+Di4pZdpJcJP52Dfc3oCMsjIBVYytVUPn37jwJKaMb 0N+AP3Zzu4xp0s/BHMeVA+Ab70X30YusVVRs7JKasU3A/dkDCVDT23I5k6KvN7+kZmcn OMJlPBxooGF8lGiDmtyP7tCkJEw3vdkBGFl4RACxdbCe+wYJiHzZI/UxeT2uyr0Ut6wk mQaRTe2df/5/6LgpE1un4dxlU7bVWh1hJ744i0HzEx0MytOrg6QriwCYPIQ/SEg1kerw 3fjw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 34-v6si16153962plb.230.2018.05.04.11.41.45; Fri, 04 May 2018 11:41:59 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751881AbeEDSk0 (ORCPT + 99 others); Fri, 4 May 2018 14:40:26 -0400 Received: from mail.bootlin.com ([62.4.15.54]:42423 "EHLO mail.bootlin.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751736AbeEDSkZ (ORCPT ); Fri, 4 May 2018 14:40:25 -0400 Received: by mail.bootlin.com (Postfix, from userid 110) id AECB22076B; Fri, 4 May 2018 20:40:23 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on mail.bootlin.com X-Spam-Level: X-Spam-Status: No, score=-1.0 required=5.0 tests=ALL_TRUSTED,SHORTCIRCUIT, URIBL_BLOCKED shortcircuit=ham autolearn=disabled version=3.4.0 Received: from bbrezillon (unknown [91.160.177.164]) by mail.bootlin.com (Postfix) with ESMTPSA id 66F1F2038E; Fri, 4 May 2018 20:40:13 +0200 (CEST) Date: Fri, 4 May 2018 20:40:13 +0200 From: Boris Brezillon To: Radu Pirea Cc: , , , , , , , Subject: Re: [PATCH] mtd: spi-nor: add support for Microchip 25LC256 Message-ID: <20180504204013.254d90cf@bbrezillon> In-Reply-To: <20180504155404.5285-1-radu.pirea@microchip.com> References: <20180504155404.5285-1-radu.pirea@microchip.com> X-Mailer: Claws Mail 3.15.0-dirty (GTK+ 2.24.31; x86_64-pc-linux-gnu) MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, 4 May 2018 18:54:04 +0300 Radu Pirea wrote: > Added geometry description for Microchip 25LC256 memory. Same as for the dataflash stuff you posted a few weeks ago: I don't think this device belongs in the SPI NOR framework. > > Signed-off-by: Radu Pirea > --- > drivers/mtd/devices/m25p80.c | 3 +++ > drivers/mtd/spi-nor/spi-nor.c | 3 +++ > 2 files changed, 6 insertions(+) > > diff --git a/drivers/mtd/devices/m25p80.c b/drivers/mtd/devices/m25p80.c > index a4e18f6aaa33..1e359d811261 100644 > --- a/drivers/mtd/devices/m25p80.c > +++ b/drivers/mtd/devices/m25p80.c > @@ -372,6 +372,9 @@ static const struct spi_device_id m25p_ids[] = { > { "mr25h10" }, /* 1 Mib, 40 MHz */ > { "mr25h40" }, /* 4 Mib, 40 MHz */ > > + /* Microchip */ > + { "25lc256" }, > + > { }, > }; > MODULE_DEVICE_TABLE(spi, m25p_ids); > diff --git a/drivers/mtd/spi-nor/spi-nor.c b/drivers/mtd/spi-nor/spi-nor.c > index d445a4d3b770..6341c86be647 100644 > --- a/drivers/mtd/spi-nor/spi-nor.c > +++ b/drivers/mtd/spi-nor/spi-nor.c > @@ -1076,6 +1076,9 @@ static const struct flash_info spi_nor_ids[] = { > { "mx66l1g45g", INFO(0xc2201b, 0, 64 * 1024, 2048, SECT_4K | SPI_NOR_DUAL_READ | SPI_NOR_QUAD_READ) }, > { "mx66l1g55g", INFO(0xc2261b, 0, 64 * 1024, 2048, SPI_NOR_QUAD_READ) }, > > + /* Microchip */ > + { "25lc256", CAT25_INFO(32 * 1024, 1, 64, 2, SPI_NOR_NO_ERASE | SPI_NOR_NO_FR) }, > + > /* Micron */ > { "n25q016a", INFO(0x20bb15, 0, 64 * 1024, 32, SECT_4K | SPI_NOR_QUAD_READ) }, > { "n25q032", INFO(0x20ba16, 0, 64 * 1024, 64, SPI_NOR_QUAD_READ) },