Received: by 10.192.165.148 with SMTP id m20csp1439188imm; Sat, 5 May 2018 12:05:15 -0700 (PDT) X-Google-Smtp-Source: AB8JxZpE28nCq11vpmSoRTbhC7chnTW5PQa6k6Ryfh+NO0zefmC9TBWkO4iSy5H20EPN4lvYU5Fb X-Received: by 2002:a17:902:b087:: with SMTP id p7-v6mr30615922plr.227.1525547115198; Sat, 05 May 2018 12:05:15 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1525547115; cv=none; d=google.com; s=arc-20160816; b=fXr/s/jqAAis272yLec3eFWcTHWMVHFLNmZ5avGxVaAdzhPiC3lGix5++pBURbZZ7t FhMhMuh/dBTBOnC9BQ/5rT26g8a4sRCXYT2AXdJdw+iHlXxEpGapkgEsXcQjGmhC7yDy 32a38lWJszowoXeCct5RIeMVrEMkl9SqGUxDQHOOvGb1mynuy6OXHhl8WeAzolPnAEk+ S/0nEvUTqB3LBcqSlQVKvFKI658in5JxNGQpCv8+joNJQEtDVkTMz7wRuCzYUZrhHbaq BLjNJUIGecyYRnC0rEEv1YiyTI08TbFA1+bGVqhxHwM55x2vQQ0fVYj8PJjNR5yUWz9o n09w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:to:references:in-reply-to:message-id:date :subject:cc:from:dkim-signature:arc-authentication-results; bh=pYtcXV0rG7XIh1Bd08Nby7uouLOXX7XHggaaYEJg7ME=; b=h+p4qjLMO5WQirSkKGzaGK+eafOkmzUHCYCYy+Byj8WaU6RdxacCxRvpmZvQ4+7zGk CGK+AEvyIC8SMs3Lcfu6vnjYoU6ajZQa48dTEYe6M0bOjubO6GPNhst/7DWYwjNDC2uO ssRU3fe5UA+Yg78xOUO9lNDUO5HIK3e8GY9SwSaVZRFGq+b0C3ADQFaSmQUbF7NDsvQf GsJWrR2EnNBRg7WrrHk/NjOkyEAjNovnvJlRltahzgNLfpGsNSFpXvp2D0jyhqf2owUo kCXQKgn3eYj5o0h21XIS4zx3DSNV6JYzVK2Di7xa6FRasHtsEwwD5iGtd1tHlVfLCky1 ePZg== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@gmail.com header.s=20161025 header.b=kZMJasX1; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c17si18887570pfk.36.2018.05.05.12.04.50; Sat, 05 May 2018 12:05:15 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=fail header.i=@gmail.com header.s=20161025 header.b=kZMJasX1; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751934AbeEETEb (ORCPT + 99 others); Sat, 5 May 2018 15:04:31 -0400 Received: from mail-io0-f194.google.com ([209.85.223.194]:46544 "EHLO mail-io0-f194.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751848AbeEETEN (ORCPT ); Sat, 5 May 2018 15:04:13 -0400 Received: by mail-io0-f194.google.com with SMTP id f21-v6so29277783iob.13 for ; Sat, 05 May 2018 12:04:13 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=pYtcXV0rG7XIh1Bd08Nby7uouLOXX7XHggaaYEJg7ME=; b=kZMJasX1OaP2MA+KJ/iu8TZCRVzlonYOXSlq2jzoxy5r1FmFl2Tfo8E7xPotTrX7mj NLAtwgSKeOJPUWL99k9TW35eCimCERma0p10yHRJFh4wg3baA5+3NynDmo5PlQij1O1t npD6KTyN/N3rz45ZtFSKFR4+krNGGuTUMASX0++jNg7EJNAjJ5OJLUVMoMLp2a2CbF2A s5fBF5TIXZmkfksjvw2q5QPvvSea8QydtlKAhntwhcCWfDwKvqWb6VMJCEjIpjXbFUmH 9hbnqfT+cdhRHYiqe+Fpw00Nj2XuM+CYLded3dV8djEyonbxNUh3Fb13FKqXMSTafa/t RjvA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=pYtcXV0rG7XIh1Bd08Nby7uouLOXX7XHggaaYEJg7ME=; b=FnzidGR3sf9tthDOESeZz95TpVWsNktRON+6OWxbejHh1+S5CIa/ZNsjVjwBOPQKCX VuCLADCeVfI5YhpOkyaWT1eRr7+8IpKc7Rr0loDzbk95D5dmPhB7gXsyu+Wctn7Su/Cn ry76iWWyvvL0k1JVb05ALnMIO13Msmg9pgOI0JepK/VCCMq6ekEDdYwLzrslEiFnxaxT B9D5GDptWtayxAWZYTui3beMCStDApIaLXxMBl89acJlMPW7ZGaWJZDp0RmQamagGTIO 8djsuS47I30p0q45HW4TO/sXpEp6UExbo9iIhrzPPxblwoE/fVJ+t9319wLm2GUm6N+S WJHQ== X-Gm-Message-State: ALQs6tDehFchRJnzS8QFVdmG5UV55DZlMcqmPBjKZayt16zVavbOsAYT Ilhxk8m8YEA2/Iq74nG5T+PTo9Pk X-Received: by 2002:a6b:a915:: with SMTP id s21-v6mr32154586ioe.8.1525547052611; Sat, 05 May 2018 12:04:12 -0700 (PDT) Received: from localhost.localdomain ([2605:a000:1316:4462:961:633e:9990:7115]) by smtp.googlemail.com with ESMTPSA id q21-v6sm3314945itb.4.2018.05.05.12.04.11 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Sat, 05 May 2018 12:04:12 -0700 (PDT) From: Connor McAdams Cc: o-takashi@sakamocchi.jp, Connor McAdams , Jaroslav Kysela , Takashi Iwai , =?UTF-8?q?J=C3=A9r=C3=A9my=20Lefaure?= , alsa-devel@alsa-project.org, linux-kernel@vger.kernel.org Subject: [PATCH v3 4/9] ALSA: hda/ca0132: Add extra exit functions for R3Di and SBZ Date: Sat, 5 May 2018 15:03:15 -0400 Message-Id: <1525547001-17588-5-git-send-email-conmanx360@gmail.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1525547001-17588-1-git-send-email-conmanx360@gmail.com> References: <1525547001-17588-1-git-send-email-conmanx360@gmail.com> To: unlisted-recipients:; (no To-header on input) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch adds extra functions for shutdown on the Sound Blaster Z and Recon3Di. The Recon3Di only has one specific functions, which sets the GPIO data pins to 0 to prevent a popping noise. The Sound Blaster Z exit sequence was taken from Windows. Without this exit function, the card will not reload properly unless the PC has been shutdown to clear the onboard memory. There are commented out functions currently in the sbz_exit_chip function that are added in a later patch. Also, a reboot notify function has been added, to make sure these functions are ran before a reboot. This helps when using the card through VFIO in a virtual machine, to make sure the card reloads the DSP properly. Signed-off-by: Connor McAdams --- sound/pci/hda/patch_ca0132.c | 131 ++++++++++++++++++++++++++++++++++++++++++- 1 file changed, 129 insertions(+), 2 deletions(-) diff --git a/sound/pci/hda/patch_ca0132.c b/sound/pci/hda/patch_ca0132.c index 78d2c26..5cda7a5 100644 --- a/sound/pci/hda/patch_ca0132.c +++ b/sound/pci/hda/patch_ca0132.c @@ -4641,6 +4641,115 @@ static void ca0132_init_chip(struct hda_codec *codec) #endif } +/* + * Recon3Di exit specific commands. + */ +/* prevents popping noise on shutdown */ +static void r3di_gpio_shutdown(struct hda_codec *codec) +{ + snd_hda_codec_write(codec, 0x01, 0, AC_VERB_SET_GPIO_DATA, 0x00); +} + +/* + * Sound Blaster Z exit specific commands. + */ +static void sbz_region2_exit(struct hda_codec *codec) +{ + struct ca0132_spec *spec = codec->spec; + unsigned int i; + + for (i = 0; i < 4; i++) + writeb(0x0, spec->mem_base + 0x100); + for (i = 0; i < 8; i++) + writeb(0xb3, spec->mem_base + 0x304); + /* + * I believe these are GPIO, with the right most hex digit being the + * gpio pin, and the second digit being on or off. We see this more in + * the input/output select functions. + */ + writew(0x0000, spec->mem_base + 0x320); + writew(0x0001, spec->mem_base + 0x320); + writew(0x0104, spec->mem_base + 0x320); + writew(0x0005, spec->mem_base + 0x320); + writew(0x0007, spec->mem_base + 0x320); +} + +static void sbz_set_pin_ctl_default(struct hda_codec *codec) +{ + hda_nid_t pins[5] = {0x0B, 0x0C, 0x0E, 0x12, 0x13}; + unsigned int i; + + snd_hda_codec_write(codec, 0x11, 0, + AC_VERB_SET_PIN_WIDGET_CONTROL, 0x40); + + for (i = 0; i < 5; i++) + snd_hda_codec_write(codec, pins[i], 0, + AC_VERB_SET_PIN_WIDGET_CONTROL, 0x00); +} + +static void sbz_clear_unsolicited(struct hda_codec *codec) +{ + hda_nid_t pins[7] = {0x0B, 0x0E, 0x0F, 0x10, 0x11, 0x12, 0x13}; + unsigned int i; + + for (i = 0; i < 7; i++) { + snd_hda_codec_write(codec, pins[i], 0, + AC_VERB_SET_UNSOLICITED_ENABLE, 0x00); + } +} + +/* On shutdown, sends commands in sets of three */ +static void sbz_gpio_shutdown_commands(struct hda_codec *codec, int dir, + int mask, int data) +{ + if (dir >= 0) + snd_hda_codec_write(codec, 0x01, 0, + AC_VERB_SET_GPIO_DIRECTION, dir); + if (mask >= 0) + snd_hda_codec_write(codec, 0x01, 0, + AC_VERB_SET_GPIO_MASK, mask); + + if (data >= 0) + snd_hda_codec_write(codec, 0x01, 0, + AC_VERB_SET_GPIO_DATA, data); +} + +static void sbz_exit_chip(struct hda_codec *codec) +{ + + /* Mess with GPIO */ + sbz_gpio_shutdown_commands(codec, 0x07, 0x07, -1); + sbz_gpio_shutdown_commands(codec, 0x07, 0x07, 0x05); + sbz_gpio_shutdown_commands(codec, 0x07, 0x07, 0x01); + + + chipio_set_conn_rate(codec, 0x41, SR_192_000); + chipio_set_conn_rate(codec, 0x91, SR_192_000); + + chipio_write(codec, 0x18a020, 0x00000083); + + sbz_gpio_shutdown_commands(codec, 0x07, 0x07, 0x03); + sbz_gpio_shutdown_commands(codec, 0x07, 0x07, 0x07); + sbz_gpio_shutdown_commands(codec, 0x07, 0x07, 0x06); + + + chipio_set_control_param(codec, 0x0D, 0x24); + + sbz_clear_unsolicited(codec); + sbz_set_pin_ctl_default(codec); + + snd_hda_codec_write(codec, 0x0B, 0, + AC_VERB_SET_EAPD_BTLENABLE, 0x00); + + if (dspload_is_loaded(codec)) + dsp_reset(codec); + + snd_hda_codec_write(codec, WIDGET_CHIP_CTRL, 0, + VENDOR_CHIPIO_CT_EXTENSIONS_ENABLE, 0x00); + + sbz_region2_exit(codec); +} + static void ca0132_exit_chip(struct hda_codec *codec) { /* put any chip cleanup stuffs here. */ @@ -4701,8 +4810,20 @@ static void ca0132_free(struct hda_codec *codec) cancel_delayed_work_sync(&spec->unsol_hp_work); snd_hda_power_up(codec); - snd_hda_sequence_write(codec, spec->base_exit_verbs); - ca0132_exit_chip(codec); + switch (spec->quirk) { + case QUIRK_SBZ: + sbz_exit_chip(codec); + break; + case QUIRK_R3DI: + r3di_gpio_shutdown(codec); + snd_hda_sequence_write(codec, spec->base_exit_verbs); + ca0132_exit_chip(codec); + break; + default: + snd_hda_sequence_write(codec, spec->base_exit_verbs); + ca0132_exit_chip(codec); + break; + } snd_hda_power_down(codec); if (spec->mem_base) iounmap(spec->mem_base); @@ -4710,12 +4831,18 @@ static void ca0132_free(struct hda_codec *codec) kfree(codec->spec); } +static void ca0132_reboot_notify(struct hda_codec *codec) +{ + codec->patch_ops.free(codec); +} + static const struct hda_codec_ops ca0132_patch_ops = { .build_controls = ca0132_build_controls, .build_pcms = ca0132_build_pcms, .init = ca0132_init, .free = ca0132_free, .unsol_event = snd_hda_jack_unsol_event, + .reboot_notify = ca0132_reboot_notify, }; static void ca0132_config(struct hda_codec *codec) -- 2.7.4