Received: by 10.192.165.148 with SMTP id m20csp3220480imm; Mon, 7 May 2018 08:36:27 -0700 (PDT) X-Google-Smtp-Source: AB8JxZpcJT7UXSebn2IXBgx3pHGcfe4keDQAXFl5ZdADJ9Yi9p2GxYSSR6IErqPrcnyQhUOM3E+q X-Received: by 2002:a24:a349:: with SMTP id p70-v6mr78152ite.102.1525707387787; Mon, 07 May 2018 08:36:27 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1525707387; cv=none; d=google.com; s=arc-20160816; b=KJCwA5rREmdbT8hYi3IZaZhaHnPsGAGRsiY7AsJpWQ2A+um34TnC4o55k5we1xsvlA DAAGMfJKJyZ1pDmHfPQsXr1PnEULcG6VB2ta3YHky8eB1FJBWKbeoj6EDokr4VEJAUN6 p3REiaVG7NdIUuh3BQKIfSLuj7BJ5vnBH+2a4/aX433WzC3aeyn/3WCrV/ATd+Uzc3xk G3PBhF+CXvXtSfmSPsuBAVqxrHpX3trZEipeTbURJFqmlySl+Np3Lmj85RS87dT2w8ni 66VgciZb9zWokMPGk/wL31QzsdPz4GS0YwuiC7kbhMNGaWshCLDGE87J1G54JP21l5bF rUnw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=7Yqxn8f02xGv64GoRNMIvu3lBrnW81qZRBJYu4SXOtE=; b=x8Sg6sECz8wJLrju+qVwv1+Kn1u6Gy5L9G/X54hdUx/S3KzZNzEwTeEEQFqOmIHbUI +TKAV0PE2+PIyWk2qKwUQd8lw1t9x5yJMw6vAQFlsWrGFzOifaqfFWfdIFQg6+WJhF9T ZNukUqTqeHGtFCVIeywjDm4EV5WNMLMasBc9fP38IenUIAoLnicW/FlHKiYxE6d+MytV PMLOO41BlNenh1nF5rF0JtqSC6Cz4wLJyNvt2RI+hpbJb1UdQ+HIIMunPwxkL1fNpjbg EaVbvDmim1CtUkN+YOnMANQWXyE61gkweSWENYNrpXuL/kYpGvnFMM037oVghMMJznHK vqRA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=YXVwlrZZ; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id v184-v6si14993880ioe.153.2018.05.07.08.36.13; Mon, 07 May 2018 08:36:27 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=YXVwlrZZ; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752441AbeEGPfn (ORCPT + 99 others); Mon, 7 May 2018 11:35:43 -0400 Received: from mail-yw0-f194.google.com ([209.85.161.194]:36027 "EHLO mail-yw0-f194.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752309AbeEGPfj (ORCPT ); Mon, 7 May 2018 11:35:39 -0400 Received: by mail-yw0-f194.google.com with SMTP id l15-v6so8725635ywk.3; Mon, 07 May 2018 08:35:39 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=7Yqxn8f02xGv64GoRNMIvu3lBrnW81qZRBJYu4SXOtE=; b=YXVwlrZZjldXAppsyE2FvMduKdbeBzC8nPxU/mVbkyBnUMvVPTs3X06ZdpIxKhTACi HMvoKnfl/1UyYiwj3jDYOlzMyQA7gK6w96V82TxVcYQrrsv8wuCiERAL6dNG8PT+ZUAu 9A+YV5Y7z1NbkOtK49yeZQ7Vcp+nCyfeiVa0EJ5uvzDwVpRMFj/3kmLxflQftNaJZLAK HyLpRf98kU5s++tgB89yZ546BDennqmpYQA5wBcAXNMIIeNc0JiZzmMiDYcO/YKCADhN svQzViz9yfnHbAADDf5rFbi0YcQfnEfamDnRim1TXzED6jgxVbtEsbsOYw8SxGqYIL7b g/cQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=7Yqxn8f02xGv64GoRNMIvu3lBrnW81qZRBJYu4SXOtE=; b=lojXOiSx4w3uH5um1tZISJoWp4A9aZMRKx2Ia9LSzmQs6RHDZrjvtE5NNhCI3vEz+k IT2gQGHUQ9MDcmcIjKa9cXMreg3v5MY3c7V2aGE7JwtqChQC5Fif5Lfu8SJDHiRFQtkG a+mUTySxNLcliE1zlgNEVDg+1mKMxB+zD5jUgUEh/ONrQ1csnHHL17/yvN9XEz5dS3o2 ye8WHWh7AfbMhJ4/77uUavrtAqRM1Sm3NMCTjhdPkZL6l0Sd/UIGOmPxkIcg/lBoAyE3 og2WU8oaWjT8rJEI2k5lZ8tzYJeNSq+w/CbXBMnnCdTCvoXiIxCXF4SgEdn/08jD1gDQ DL5Q== X-Gm-Message-State: ALQs6tAZ6GnavwZANgSzbam1v1dylhOMl3FVXI5YL+3tyk4S4+hYyNwK JByaIxN7+3XGiUOqV+S5JBU= X-Received: by 2002:a81:8102:: with SMTP id r2-v6mr5820420ywf.272.1525707339033; Mon, 07 May 2018 08:35:39 -0700 (PDT) Received: from localhost ([72.188.97.40]) by smtp.gmail.com with ESMTPSA id n7-v6sm9651722ywh.51.2018.05.07.08.35.38 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 07 May 2018 08:35:38 -0700 (PDT) From: William Breathitt Gray To: linus.walleij@linaro.org Cc: linux-gpio@vger.kernel.org, linux-arch@vger.kernel.org, linux-kernel@vger.kernel.org, William Breathitt Gray Subject: [PATCH 2/7] gpio: 104-dio-48e: Utilize for_each_set_port_word macro Date: Mon, 7 May 2018 11:35:31 -0400 Message-Id: <1ae1bf3604e0fe5136322c26054770a29a129f20.1525704095.git.vilhelm.gray@gmail.com> X-Mailer: git-send-email 2.17.0 In-Reply-To: References: Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Replace boilerplate code in get_multiple/set_multiple callbacks with for_each_set_port_word macro to simplify code and improve clarity. Signed-off-by: William Breathitt Gray --- drivers/gpio/gpio-104-dio-48e.c | 67 ++++++++------------------------- 1 file changed, 16 insertions(+), 51 deletions(-) diff --git a/drivers/gpio/gpio-104-dio-48e.c b/drivers/gpio/gpio-104-dio-48e.c index 9c4e07fcb74b..843f1c71e814 100644 --- a/drivers/gpio/gpio-104-dio-48e.c +++ b/drivers/gpio/gpio-104-dio-48e.c @@ -183,46 +183,23 @@ static int dio48e_gpio_get(struct gpio_chip *chip, unsigned offset) return !!(port_state & mask); } +static const size_t ports[] = { 0, 1, 2, 4, 5, 6 }; + static int dio48e_gpio_get_multiple(struct gpio_chip *chip, unsigned long *mask, unsigned long *bits) { struct dio48e_gpio *const dio48egpio = gpiochip_get_data(chip); size_t i; - static const size_t ports[] = { 0, 1, 2, 4, 5, 6 }; - const unsigned int gpio_reg_size = 8; - unsigned int bits_offset; - size_t word_index; - unsigned int word_offset; - unsigned long word_mask; - const unsigned long port_mask = GENMASK(gpio_reg_size - 1, 0); + size_t word; + unsigned int offset; unsigned long port_state; /* clear bits array to a clean slate */ bitmap_zero(bits, chip->ngpio); - /* get bits are evaluated a gpio port register at a time */ - for (i = 0; i < ARRAY_SIZE(ports); i++) { - /* gpio offset in bits array */ - bits_offset = i * gpio_reg_size; - - /* word index for bits array */ - word_index = BIT_WORD(bits_offset); - - /* gpio offset within current word of bits array */ - word_offset = bits_offset % BITS_PER_LONG; - - /* mask of get bits for current gpio within current word */ - word_mask = mask[word_index] & (port_mask << word_offset); - if (!word_mask) { - /* no get bits in this port so skip to next one */ - continue; - } - - /* read bits from current gpio port */ + for_each_set_port_word(i, word, offset, mask, ARRAY_SIZE(ports), 8) { port_state = inb(dio48egpio->base + ports[i]); - - /* store acquired bits at respective bits array offset */ - bits[word_index] |= port_state << word_offset; + bits[word] |= port_state << offset; } return 0; @@ -252,37 +229,25 @@ static void dio48e_gpio_set_multiple(struct gpio_chip *chip, unsigned long *mask, unsigned long *bits) { struct dio48e_gpio *const dio48egpio = gpiochip_get_data(chip); - unsigned int i; - const unsigned int gpio_reg_size = 8; - unsigned int port; - unsigned int out_port; + size_t i; + size_t word; + unsigned int offset; + unsigned int iomask; unsigned int bitmask; unsigned long flags; - /* set bits are evaluated a gpio register size at a time */ - for (i = 0; i < chip->ngpio; i += gpio_reg_size) { - /* no more set bits in this mask word; skip to the next word */ - if (!mask[BIT_WORD(i)]) { - i = (BIT_WORD(i) + 1) * BITS_PER_LONG - gpio_reg_size; - continue; - } - - port = i / gpio_reg_size; - out_port = (port > 2) ? port + 1 : port; - bitmask = mask[BIT_WORD(i)] & bits[BIT_WORD(i)]; + for_each_set_port_word(i, word, offset, mask, ARRAY_SIZE(ports), 8) { + iomask = mask[word] >> offset; + bitmask = iomask & (bits[word] >> offset); raw_spin_lock_irqsave(&dio48egpio->lock, flags); /* update output state data and set device gpio register */ - dio48egpio->out_state[port] &= ~mask[BIT_WORD(i)]; - dio48egpio->out_state[port] |= bitmask; - outb(dio48egpio->out_state[port], dio48egpio->base + out_port); + dio48egpio->out_state[i] &= ~iomask; + dio48egpio->out_state[i] |= bitmask; + outb(dio48egpio->out_state[i], dio48egpio->base + ports[i]); raw_spin_unlock_irqrestore(&dio48egpio->lock, flags); - - /* prepare for next gpio register set */ - mask[BIT_WORD(i)] >>= gpio_reg_size; - bits[BIT_WORD(i)] >>= gpio_reg_size; } } -- 2.17.0