Received: by 10.192.165.148 with SMTP id m20csp3299938imm; Mon, 7 May 2018 09:52:29 -0700 (PDT) X-Google-Smtp-Source: AB8JxZpINiIjtBa7HiLEReuVA5hQRNGKi9llYpXUzsF1xSy+3ZEMTBuh2oiy+6pO7/4uykqxmz/m X-Received: by 2002:a6b:4e0c:: with SMTP id c12-v6mr28623310iob.49.1525711949531; Mon, 07 May 2018 09:52:29 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1525711949; cv=none; d=google.com; s=arc-20160816; b=xYPjqFt/dYSx02r6ouCYsKsP86sioD0jpW8ve/6sCNf5oTvjOOFfzEWnGV/UhM/7ON Uhgr/LAPkLY8Vki2jLQNhqzlhdstl/zu5bRFTApmZ5ocsMno5br3mboHTgYnlPxx6iF1 8t34ANhRcxD7iKcSMBs5f8+AeGv5kRL6i6F4oekPZzZW6OYATv2moTiIjFOF79TDDT9o D4CF9INGM6BvAA/IR0YeGJs2BGxrnJYrJv7ivO464A0aGQF9RJA3NT8QrsVOBw6ccNOi vyaJySEenokIHmBF2fiE+SZOhZ3GtmVhioaIxR4OkM/rPmg1e5vkdJf7Cz0Xqh7xffMl AZ/g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:arc-authentication-results; bh=PY8kRvs0NTjHov8nzcbQHca3i+WTni9qLTS8+UvbIPg=; b=ItHtfXDI/ihsw9J3Pet/a/uNS1MxX5o4Gu2ZdIMumQKS4slD1M62svRbSVy4E1vv16 rCqm0+vbolRUqVGxn5KvpxZnoeXgGMGESK4dWymfQMuwnp4tUk8ZkEv8fsGq83W+3pPk J35vKdLhguxa6OyFGUrdlhPI8Z521orfeEWVDCTKfcQvQgGtq2KfSpJGK7iSlqbEE01i M57QFxSwkxBgzU1kW2RpxxU5S7Bv4NP6mhtVUD4XnDH5yGBmFAeDj8D79nK4RDuAgXeF DIxmCQpcZmNt+XI53MX+ozXxaDHiOy1xFi1vvEinXdgRhuTv0UZkhUV1VznExL19UN5m 4XcA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f11-v6si7827741itf.0.2018.05.07.09.52.15; Mon, 07 May 2018 09:52:29 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752163AbeEGQvo (ORCPT + 99 others); Mon, 7 May 2018 12:51:44 -0400 Received: from mx0a-00010702.pphosted.com ([148.163.156.75]:51024 "EHLO mx0b-00010702.pphosted.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1751923AbeEGQvn (ORCPT ); Mon, 7 May 2018 12:51:43 -0400 Received: from pps.filterd (m0098780.ppops.net [127.0.0.1]) by mx0a-00010702.pphosted.com (8.16.0.22/8.16.0.22) with SMTP id w47GpG4i009387; Mon, 7 May 2018 11:51:30 -0500 Received: from ni.com (skprod3.natinst.com [130.164.80.24]) by mx0a-00010702.pphosted.com with ESMTP id 2hsa4pnves-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Mon, 07 May 2018 11:51:30 -0500 Received: from us-aus-exch1.ni.corp.natinst.com (us-aus-exch1.ni.corp.natinst.com [130.164.68.11]) by us-aus-skprod3.natinst.com (8.16.0.22/8.16.0.22) with ESMTPS id w47GpT2B022983 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-SHA384 bits=256 verify=NOT); Mon, 7 May 2018 11:51:29 -0500 Received: from us-aus-exch5.ni.corp.natinst.com (130.164.68.15) by us-aus-exch1.ni.corp.natinst.com (130.164.68.11) with Microsoft SMTP Server (TLS) id 15.0.1156.6; Mon, 7 May 2018 11:51:29 -0500 Received: from us-aus-exhub1.ni.corp.natinst.com (130.164.68.41) by us-aus-exch5.ni.corp.natinst.com (130.164.68.15) with Microsoft SMTP Server (TLS) id 15.0.1156.6; Mon, 7 May 2018 11:51:29 -0500 Received: from jcartwri.amer.corp.natinst.com (130.164.49.7) by us-aus-exhub1.ni.corp.natinst.com (130.164.68.41) with Microsoft SMTP Server id 15.0.1156.6 via Frontend Transport; Mon, 7 May 2018 11:51:29 -0500 Received: by jcartwri.amer.corp.natinst.com (Postfix, from userid 1000) id B9F1B302488; Mon, 7 May 2018 11:52:48 -0500 (CDT) Date: Mon, 7 May 2018 11:52:48 -0500 From: Julia Cartwright To: Naga Sureshkumar Relli CC: "nagasureshkumarrelli@gmail.com" , "boris.brezillon@bootlin.com" , "rogerq@ti.com" , "lee.jones@linaro.org" , "alexandre.belloni@free-electrons.com" , "nicolas.ferre@microchip.com" , "ladis@linux-mips.org" , "ada@thorsis.com" , "linux-kernel@vger.kernel.org" Subject: Re: [LINUX PATCH v8 2/2] memory: pl353: Add driver for arm pl353 static memory controller Message-ID: <20180507165248.GK967@jcartwri.amer.corp.natinst.com> References: <1521024235-30374-1-git-send-email-nagasureshkumarrelli@gmail.com> <1521024274-30467-1-git-send-email-nagasureshkumarrelli@gmail.com> <20180403165042.GE7654@jcartwri.amer.corp.natinst.com> MIME-Version: 1.0 Content-Type: text/plain; charset="us-ascii" Content-Disposition: inline In-Reply-To: User-Agent: Mutt/1.9.5 (2018-04-13) X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:,, definitions=2018-05-07_08:,, signatures=0 X-Proofpoint-Spam-Reason: safe Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, May 07, 2018 at 10:12:28AM +0000, Naga Sureshkumar Relli wrote: > Hi Julia, > > Thanks for reviewing the patch and Sorry for my late reply. This patch > went to junk folder, hence I didn't catch this patch. > > From: Julia Cartwright [mailto:julia@ni.com] [..] > > > > It would be easier to follow if you constructed your two patchsets with git format-patch -- > > thread. > > > > I am using the same but with out --thread. > > > Or, merge them into a single patchset, especially considering the dependency between patches. > > But both are different patches, one for Device tree documentation and other for driver update. Yes, I'm not proposing you merge _patches_ but _patchsets_. You have two patchsets, one for the SMC driver, and another for the NAND. Given that they depend on one another, it's helpful for reviewers if you sent them all together, with a cover letter which describes the entire patchset, changelog, it's dependencies, revision changelog, etc. Something like: [PATCH v9 0/4] rawnand: memory: add support for PL353 static memory controller + NAND [PATCH v9 1/4] Devicetree: Add pl353 smc controller devicetree binding information [PATCH v9 2/4] memory: pl353: Add driver for arm pl353 static memory controller [PATCH v9 3/4] Documentation: nand: pl353: Add documentation for controller and driver [PATCH v9 4/4] mtd: rawnand: pl353: Add basic driver for arm pl353 smc nand interface Anyway, just with --thread enabled would be an improvement. [..] > > > --- a/drivers/memory/Kconfig > > > +++ b/drivers/memory/Kconfig > > > @@ -152,6 +152,13 @@ config DA8XX_DDRCTL > > > This driver is for the DDR2/mDDR Memory Controller present on > > > Texas Instruments da8xx SoCs. It's used to tweak various memory > > > controller configuration options. > > > +config PL35X_SMC > > > + bool "ARM PL35X Static Memory Controller(SMC) driver" > > > > Is there any reason why this can't be tristate? > > There is a Nand driver which uses this driver. i.e The NAND driver > Depends on this driver. That's true, but it's irrelevant to question I asked. It is perfectly valid for both the SMC and NAND drivers to be tristate, why are you not allowing this configuration? Julia