Received: by 10.192.165.148 with SMTP id m20csp4201931imm;
        Tue, 8 May 2018 04:51:16 -0700 (PDT)
X-Google-Smtp-Source: AB8JxZoPy+7bZHqUnVJMATNf1PxwMPnGFSLJklavzjxC8tcvj2tlU9ebRPy5D26G0QrOviidXDjh
X-Received: by 10.98.71.141 with SMTP id p13mr39658330pfi.164.1525780276675;
        Tue, 08 May 2018 04:51:16 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1525780276; cv=none;
        d=google.com; s=arc-20160816;
        b=A3ykHvcE+uaSF1NuE9iWcKAl8PdExgGssMty8ogbAJ8ODpksYYb4Atc8NiWDgggJEX
         dA1FUkYAvdfA9+EQYlPzRhRMn0dTDIFhbmXua8FswepBG4D9RRxVC16cAvZoV838Uykp
         hE1v2TTHLfUPvYqLsqpQlrtciIUidUbXVu/1Q3mlbLuiuN6f1ihlfPckdQEcQGPlgd9U
         XUQlJZYz5V1K7hk4Gw4EH67Xb+Pm3LCR2pP87Y8N3rJDD8gaqpqbv7CgxgTBkheZ9zYu
         jwvrpPD+fJCyiaDbNS8+46r90nSgGlyXDkXI+Dj6kUGA/8EYXDeTS0z7ym0J3uXDZHlB
         1eDA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:mime-version:references:in-reply-to
         :message-id:date:subject:cc:to:from:arc-authentication-results;
        bh=4EtNXQd0SYFz897+4HS/7u7hPUKgwGsSEGF5FRPBEE8=;
        b=KRpoVvwb71AtY6p05D90hD9Sfo+jiAt8kawT+y0YOUe+fmLowRYUKZ/WZgWLzp+Z1y
         D4Ko8igq59JrvisJSDwXS9pVrC35EMCqtlejKbSRJHVazTImQTT3e2L2vk04VaOeorRD
         DDgfm4e75CHpBnzYqqSsNRJ/1OWE3E+HIOi2VHSXpPu1CoWFist8AlesvYXuEIsWCTc6
         eHc2zpjnNybSwT5tIJw5MmoPaJFWjOqLA/me4NVgDYGnFOboWc65o4aqEC0hynbjd4/c
         vmiAer0KWiKE6+xYx8uDN6WyFeFO7vlafENDBttYNt2zioihtIvZTxlubkKCg5ZOnC+M
         xCfA==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id a9-v6si3948525pls.289.2018.05.08.04.51.02;
        Tue, 08 May 2018 04:51:16 -0700 (PDT)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Authentication-Results: mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1755000AbeEHLu0 (ORCPT <rfc822;gklkml16@gmail.com> + 99 others);
        Tue, 8 May 2018 07:50:26 -0400
Received: from hqemgate16.nvidia.com ([216.228.121.65]:11261 "EHLO
        hqemgate16.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1754874AbeEHLtn (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Tue, 8 May 2018 07:49:43 -0400
Received: from hqpgpgate102.nvidia.com (Not Verified[216.228.121.13]) by hqemgate16.nvidia.com
        id <B5af18ed60000>; Tue, 08 May 2018 04:49:42 -0700
Received: from HQMAIL106.nvidia.com ([172.20.161.6])
  by hqpgpgate102.nvidia.com (PGP Universal service);
  Tue, 08 May 2018 04:49:37 -0700
X-PGP-Universal: processed;
        by hqpgpgate102.nvidia.com on Tue, 08 May 2018 04:49:37 -0700
Received: from HQMAIL105.nvidia.com (172.20.187.12) by HQMAIL106.nvidia.com
 (172.18.146.12) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Tue, 8 May
 2018 11:49:42 +0000
Received: from hqnvemgw01.nvidia.com (172.20.150.20) by HQMAIL105.nvidia.com
 (172.20.187.12) with Microsoft SMTP Server id 15.0.1347.2 via Frontend
 Transport; Tue, 8 May 2018 11:49:42 +0000
Received: from mperttunen-lnx.Nvidia.com (Not Verified[10.21.26.144]) by hqnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121)
        id <B5af18ed30002>; Tue, 08 May 2018 04:49:41 -0700
From:   Mikko Perttunen <mperttunen@nvidia.com>
To:     <robh+dt@kernel.org>, <mark.rutland@arm.com>,
        <jassisinghbrar@gmail.com>, <gregkh@linuxfoundation.org>,
        <thierry.reding@gmail.com>, <jonathanh@nvidia.com>
CC:     <araza@nvidia.com>, <devicetree@vger.kernel.org>,
        <linux-serial@vger.kernel.org>, <linux-tegra@vger.kernel.org>,
        <linux-arm-kernel@lists.infradead.org>,
        <linux-kernel@vger.kernel.org>,
        Mikko Perttunen <mperttunen@nvidia.com>
Subject: [PATCH 7/8] arm64: tegra: Add nodes for tcu on Tegra194
Date:   Tue, 8 May 2018 14:44:02 +0300
Message-ID: <20180508114403.14499-8-mperttunen@nvidia.com>
X-Mailer: git-send-email 2.16.1
In-Reply-To: <20180508114403.14499-1-mperttunen@nvidia.com>
References: <20180508114403.14499-1-mperttunen@nvidia.com>
X-NVConfidentiality: public
MIME-Version: 1.0
Content-Type: text/plain
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Add nodes required for communication through the Tegra Combined UART.
This includes the AON HSP instance, addition of shared interrupts
for the TOP0 HSP instance, and finally the TCU node itself. Also
mark the HSP instances as compatible to tegra194-hsp, as the hardware
is not identical but is compatible to tegra186-hsp.

Signed-off-by: Mikko Perttunen <mperttunen@nvidia.com>
---
 arch/arm64/boot/dts/nvidia/tegra194.dtsi | 34 +++++++++++++++++++++++++++++---
 1 file changed, 31 insertions(+), 3 deletions(-)

diff --git a/arch/arm64/boot/dts/nvidia/tegra194.dtsi b/arch/arm64/boot/dts/nvidia/tegra194.dtsi
index 6d699815a84f..d7f780b06fe2 100644
--- a/arch/arm64/boot/dts/nvidia/tegra194.dtsi
+++ b/arch/arm64/boot/dts/nvidia/tegra194.dtsi
@@ -217,10 +217,31 @@
 		};
 
 		hsp_top0: hsp@3c00000 {
-			compatible = "nvidia,tegra186-hsp";
+			compatible = "nvidia,tegra194-hsp", "nvidia,tegra186-hsp";
 			reg = <0x03c00000 0xa0000>;
-			interrupts = <GIC_SPI 176 IRQ_TYPE_LEVEL_HIGH>;
-			interrupt-names = "doorbell";
+			interrupts = <GIC_SPI 176 IRQ_TYPE_LEVEL_HIGH>,
+			             <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>,
+			             <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>,
+			             <GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>,
+			             <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>,
+			             <GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH>,
+			             <GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>,
+			             <GIC_SPI 126 IRQ_TYPE_LEVEL_HIGH>,
+			             <GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "doorbell", "shared0", "shared1", "shared2",
+			                  "shared3", "shared4", "shared5", "shared6",
+			                  "shared7";
+			#mbox-cells = <2>;
+		};
+
+		hsp_aon: hsp@c150000 {
+			compatible = "nvidia,tegra194-hsp", "nvidia,tegra186-hsp";
+			reg = <0x0c150000 0xa0000>;
+			interrupts = <GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH>,
+			             <GIC_SPI 134 IRQ_TYPE_LEVEL_HIGH>,
+			             <GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH>,
+			             <GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "shared0", "shared1", "shared2", "shared3";
 			#mbox-cells = <2>;
 		};
 
@@ -382,6 +403,13 @@
 		};
 	};
 
+	tcu: tcu {
+		compatible = "nvidia,tegra194-tcu";
+		mboxes = <&hsp_top0 TEGRA_HSP_MBOX_TYPE_SM 0>,
+		         <&hsp_aon TEGRA_HSP_MBOX_TYPE_SM 1>;
+		mbox-names = "rx", "tx";
+	};
+
 	timer {
 		compatible = "arm,armv8-timer";
 		interrupts = <GIC_PPI 13
-- 
2.16.1