Received: by 10.192.165.148 with SMTP id m20csp4202637imm; Tue, 8 May 2018 04:52:07 -0700 (PDT) X-Google-Smtp-Source: AB8JxZpBpw+bSujqFYSFlqfdurf/w/8PxZx2G16J/o0pGDP3XB4ia5B+1/zCsTvM54ww7WQVkoCf X-Received: by 10.98.57.156 with SMTP id u28mr39858446pfj.95.1525780327353; Tue, 08 May 2018 04:52:07 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1525780327; cv=none; d=google.com; s=arc-20160816; b=RoZUtoi+MDdoZ4o9KmoJxnGpxxzYCuIO30YQ/TrQ4pnicYTm2tWA/WypWamz0FPIFc t6tMzpBo+C/hgQg9YrdfolH4mvAWYzhN+X5geqZJcIBqMHeNf84RCOp9z86bPIMW5PxC YGgYD48No6r5uOyDukaF7d0PrN1fcR3gTZErp1IhMz58WF/sKYPCRjHFutA+5TbaGAkh k3Fz0e3FZQQQflf4il0S0FWhVgXKYkVKec/lqMXFBCHN0uWqpmcZmFXRKPqvBpe8irmb Z7EFEYvLExt4mpJYTlzw0TwXbiME3hTbP1F5fP91cBbDc95uW7fGtAQX5kPXm5ltzgEp pFBQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=nGXRqOEffJ8T3a9alLr5f27b0+NrC093f000SR8cfIk=; b=ofMHrAM45iD/wCqTMavFPTLGmaPziC3c4QbzEflh6EjgsHmOfvCRIOVas8o1wScxNi 8mtnsC1WufLGIgsbTZn63hHdZjkYZHgna3C+04GsJT44kAxCWytJLzrprcgAa0ZJsrr1 stcWGdX6PD3JKAh7v8KPvzJIJLB7FBbHjclMBTtBDy172OdsbuO5I+ToB2LaKcOD+t3Q n7If23S6fI4J8b47C/flz3igTYhHFFAFU1Damz5aYhqdAVd78A02VujBPr2+WghTOclO jWVXYis7hyc74/PNIKJ64pHRLiGtUGwNSlh+IhCftTmwjS70VQRqAkf/1s508YCzeScF Cuvg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id t29-v6si19996694pgo.539.2018.05.08.04.51.53; Tue, 08 May 2018 04:52:07 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754782AbeEHLta (ORCPT + 99 others); Tue, 8 May 2018 07:49:30 -0400 Received: from hqemgate15.nvidia.com ([216.228.121.64]:11238 "EHLO hqemgate15.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754183AbeEHLt1 (ORCPT ); Tue, 8 May 2018 07:49:27 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate15.nvidia.com id ; Tue, 08 May 2018 04:49:35 -0700 Received: from HQMAIL107.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Tue, 08 May 2018 04:49:27 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Tue, 08 May 2018 04:49:27 -0700 Received: from HQMAIL106.nvidia.com (172.18.146.12) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Tue, 8 May 2018 11:49:26 +0000 Received: from hqnvemgw01.nvidia.com (172.20.150.20) by HQMAIL106.nvidia.com (172.18.146.12) with Microsoft SMTP Server id 15.0.1347.2 via Frontend Transport; Tue, 8 May 2018 11:49:26 +0000 Received: from mperttunen-lnx.Nvidia.com (Not Verified[10.21.26.144]) by hqnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Tue, 08 May 2018 04:49:26 -0700 From: Mikko Perttunen To: , , , , , CC: , , , , , , Mikko Perttunen Subject: [PATCH 2/8] dt-bindings: serial: Add bindings for nvidia,tegra194-tcu Date: Tue, 8 May 2018 14:43:57 +0300 Message-ID: <20180508114403.14499-3-mperttunen@nvidia.com> X-Mailer: git-send-email 2.16.1 In-Reply-To: <20180508114403.14499-1-mperttunen@nvidia.com> References: <20180508114403.14499-1-mperttunen@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add bindings for the Tegra Combined UART device used to talk to the UART console on Tegra194 systems. Signed-off-by: Mikko Perttunen --- .../bindings/serial/nvidia,tegra194-tcu.txt | 35 ++++++++++++++++++++++ 1 file changed, 35 insertions(+) create mode 100644 Documentation/devicetree/bindings/serial/nvidia,tegra194-tcu.txt diff --git a/Documentation/devicetree/bindings/serial/nvidia,tegra194-tcu.txt b/Documentation/devicetree/bindings/serial/nvidia,tegra194-tcu.txt new file mode 100644 index 000000000000..86763bc5d74f --- /dev/null +++ b/Documentation/devicetree/bindings/serial/nvidia,tegra194-tcu.txt @@ -0,0 +1,35 @@ +NVIDIA Tegra Combined UART (TCU) + +The TCU is a system for sharing a hardware UART instance among multiple +systems withing the Tegra SoC. It is implemented through a mailbox- +based protocol where each "virtual UART" has a pair of mailboxes, one +for transmitting and one for receiving, that is used to communicate +with the hardware implementing the TCU. + +Required properties: +- name : Should be tcu +- compatible + Array of strings + One of: + - "nvidia,tegra194-tcu" +- mbox-names: + "rx" - Mailbox for receiving data from hardware UART + "tx" - Mailbox for transmitting data to hardware UART +- mboxes: Mailboxes corresponding to the mbox-names. + +This node is a mailbox consumer. See the following files for details of +the mailbox subsystem, and the specifiers implemented by the relevant +provider(s): + +- .../mailbox/mailbox.txt +- .../mailbox/nvidia,tegra186-hsp.txt + +Example bindings: +----------------- + +tcu: tcu { + compatible = "nvidia,tegra194-tcu"; + mboxes = <&hsp_top0 TEGRA_HSP_MBOX_TYPE_SM 0>, + <&hsp_aon TEGRA_HSP_MBOX_TYPE_SM 1>; + mbox-names = "rx", "tx"; +}; -- 2.16.1