Received: by 10.192.165.148 with SMTP id m20csp4204250imm; Tue, 8 May 2018 04:53:46 -0700 (PDT) X-Google-Smtp-Source: AB8JxZpTec5mXHI+PZqly29paAInhcOEcoDpuBjAekHWI2f6tKHBnGAXA7MlcIIvvzSIKSu9i1Zp X-Received: by 10.98.223.205 with SMTP id d74mr39901478pfl.114.1525780426466; Tue, 08 May 2018 04:53:46 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1525780426; cv=none; d=google.com; s=arc-20160816; b=NESfKMWLcz086BdZ0swkSu409T06jQ2rHehd9U9ByWxD3kb5f4lSy63bhAQSa21jyt 6hRew1FzsBVbo5gDbrfJhgZyf3pYPHJuz5x5yHlFKNViU+KtHw+3GUGbSdmGuidSFXIq gds7dAPcM0zcHuL99iwPM4scB5kNYAoEV4I7e0/oYHCYTBzECb1E6RPRLqfWMuSm0Yia lkWTnHcxGgIzNXiTqJdYG8+P/z81NmPGD6Xul/XKMeXXsT/BfmuMMu91bd80HRpHQkGX 9tSH6ApIyaLXYu7V372BfydqAjObiUaSSSlfX237V8xhfq/LxdLHduWjb06bkv9xJkM2 GJlQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:date:subject:cc :to:from:arc-authentication-results; bh=AeFdo6HjzRHhVd2SG+zKnXhSKM/+hw3mPD9nTaiAs+A=; b=pAjuvweQYyzF/FOL1XC6EdFdYaQQeU0/QxJ3d6Lk3lewpZaD96LZl/LASsCvZeJLLq ckHzoyZAmLdel/0lcYBs+ookdetJOfQG5CcMLQtuHpRZoU4SpLmOer0maTZr6JUQeqef AeDtAzx5gY+fZ1VpQoW4FkzgwnoltkqxrNccyhaM1vsC/EjKFNXHWeltie9rzBNa6QFF mjJ20cqcsnMZTj/j4tPPRX557cIAV3wgsIrYx5fz4piIpePoUNfzVD9cv+LhWWucgysJ 0tMsMWK6Wbya9xG9dA6Yj4HKhRvZzZL5U6ZMB2llreLUwhImANfzzc6EgYOcOfvMmC8p 0bpg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id m5-v6si19034086pgv.191.2018.05.08.04.53.32; Tue, 08 May 2018 04:53:46 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754659AbeEHLt0 (ORCPT + 99 others); Tue, 8 May 2018 07:49:26 -0400 Received: from hqemgate16.nvidia.com ([216.228.121.65]:11226 "EHLO hqemgate16.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754183AbeEHLtV (ORCPT ); Tue, 8 May 2018 07:49:21 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate16.nvidia.com id ; Tue, 08 May 2018 04:49:20 -0700 Received: from HQMAIL101.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Tue, 08 May 2018 04:49:21 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Tue, 08 May 2018 04:49:21 -0700 Received: from HQMAIL108.nvidia.com (172.18.146.13) by HQMAIL101.nvidia.com (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Tue, 8 May 2018 11:49:20 +0000 Received: from hqnvemgw01.nvidia.com (172.20.150.20) by HQMAIL108.nvidia.com (172.18.146.13) with Microsoft SMTP Server id 15.0.1347.2 via Frontend Transport; Tue, 8 May 2018 11:49:20 +0000 Received: from mperttunen-lnx.Nvidia.com (Not Verified[10.21.26.144]) by hqnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Tue, 08 May 2018 04:49:20 -0700 From: Mikko Perttunen To: , , , , , CC: , , , , , , Mikko Perttunen Subject: [PATCH 0/8] Tegra Combined UART driver Date: Tue, 8 May 2018 14:43:55 +0300 Message-ID: <20180508114403.14499-1-mperttunen@nvidia.com> X-Mailer: git-send-email 2.16.1 X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi all, on Tegra194, the primary console UART is the "Tegra Combined UART", or TCU. This is a "virtual UART", where each consumer communicates with a central implementation over mailboxes. The central implementation then multiplexes the streams and arbitrates use of a hardware serial port. This driver implements the consumer portion to allow using the primary console. The series is split into the following parts: * patches 1 and 2 add the device tree bindings for mailbox and tcu itself. * patch 3 adds a blocking transmission option to the mailbox framework. * patches 4 and 5 add support for the "shared mailbox" primitive to the Tegra HSP driver. * patch 6 adds the TCU driver itself * patches 7 and 8 do the necessary device tree changes. The series has been tested on the Tegra194 P2972 board. Thanks, Mikko Mikko Perttunen (8): dt-bindings: tegra186-hsp: Add shared interrupts dt-bindings: serial: Add bindings for nvidia,tegra194-tcu mailbox: Add transmit done by blocking option mailbox: tegra-hsp: Refactor in preparation of mailboxes mailbox: tegra-hsp: Add support for shared mailboxes serial: Add Tegra Combined UART driver arm64: tegra: Add nodes for tcu on Tegra194 arm64: tegra: Mark tcu as primary serial port on Tegra194 P2888 .../bindings/mailbox/nvidia,tegra186-hsp.txt | 2 + .../bindings/serial/nvidia,tegra194-tcu.txt | 35 +++ arch/arm64/boot/dts/nvidia/tegra194-p2888.dtsi | 2 +- arch/arm64/boot/dts/nvidia/tegra194.dtsi | 34 ++- drivers/mailbox/mailbox.c | 30 +- drivers/mailbox/mailbox.h | 1 + drivers/mailbox/tegra-hsp.c | 320 +++++++++++++++++---- drivers/tty/serial/Kconfig | 9 + drivers/tty/serial/Makefile | 1 + drivers/tty/serial/tegra-tcu.c | 302 +++++++++++++++++++ include/uapi/linux/serial_core.h | 3 + 11 files changed, 671 insertions(+), 68 deletions(-) create mode 100644 Documentation/devicetree/bindings/serial/nvidia,tegra194-tcu.txt create mode 100644 drivers/tty/serial/tegra-tcu.c -- 2.16.1