Received: by 10.192.165.148 with SMTP id m20csp4383594imm; Tue, 8 May 2018 07:38:59 -0700 (PDT) X-Google-Smtp-Source: AB8JxZqfz6OdS52oDkd90G3OVtPVb4b6EZoCgFs8qo696wCRiBYZ2OvU6dbI6cCETMuKkt1TLPuI X-Received: by 2002:a63:5f4f:: with SMTP id t76-v6mr1889633pgb.400.1525790339509; Tue, 08 May 2018 07:38:59 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1525790339; cv=none; d=google.com; s=arc-20160816; b=k2SXuDJIzxW1xQ9DHt9eRMD/mDAhsy9d0OVH+TPORbhDEesWGBMdSIHZ1PomAK4ZtH IudoogA+HOKPzPCUgrd/UofKE3Pn91Joch3RrjQ0nQzyEZorsqxTPdrj9xl5vhYo1ouu vJ42Xd6+mdy7t/ySLpsZrz1vY7TIFrCP9i1X2bErBIj07cYdoIgPFRe4YzahBZandMu1 1eDJr+iUfiokdPJNVkB96Jf99Oe9wLVUZUwexVi2svkfttuTNC6+JsHOONgwfnyCGAo6 f7XFReHHEp9K0ctmutejR5dpcvifd/r4MUs8NvL0RRgk9Xo+YTgHykj5FY545Jiqd/5l 82kg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :message-id:date:references:organization:in-reply-to:subject:cc:to :from:arc-authentication-results; bh=ItiQlxt+cf+zFL0mLMBgnRSvAhDsmQfHC+Cgf7q1QY0=; b=YU1CTGh95TSR0lr4k3WYumKoME/d/HY3CpBZqdzm0KRJxiCIlkofIJg7LJ3858uVSX BDvP1MKGR7I52bwEiefuZN+ZeQoWWr1Dr5a8EHYBDd6VHTkQeKZ9MAtwJZdODQbtBd2j 41+sT/upnATtWNkCzVUPx2mgA+9/TqIzLwP/PX0pZctaVqgwwuRoQwunKEf5qv9zMKC7 yk9UShnwrRAlSW+H9BhGn7MoLJrKXPvOu0L2QhbjTFPNmga2mrTv2bjw+cGhVZ0zThiB /CnJsf8u5SZjrEpxSm6gEJflT6K89D3Xg3HQhmHrxkJMSR+BJzf3lrLr8rXqGAGAC1A7 Hnjg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id i4-v6si19859521pgr.362.2018.05.08.07.38.43; Tue, 08 May 2018 07:38:59 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932657AbeEHOic convert rfc822-to-8bit (ORCPT + 99 others); Tue, 8 May 2018 10:38:32 -0400 Received: from mga03.intel.com ([134.134.136.65]:18833 "EHLO mga03.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S932375AbeEHOi1 (ORCPT ); Tue, 8 May 2018 10:38:27 -0400 X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from fmsmga001.fm.intel.com ([10.253.24.23]) by orsmga103.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 08 May 2018 07:38:26 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.49,378,1520924400"; d="scan'208";a="53429297" Received: from jnikula-mobl2.fi.intel.com (HELO localhost) ([10.237.66.59]) by fmsmga001.fm.intel.com with ESMTP; 08 May 2018 07:38:17 -0700 From: Jani Nikula To: Andrea Parri , Mauro Carvalho Chehab Cc: Linux Doc Mailing List , Mauro Carvalho Chehab , linux-kernel@vger.kernel.org, Jonathan Corbet , Alan Stern , Andrea Parri , Will Deacon , Peter Zijlstra , Boqun Feng , Nicholas Piggin , David Howells , Jade Alglave , Luc Maranget , "Paul E. McKenney" , Akira Yokosawa , Matthew Wilcox , Jeff Layton , Randy Dunlap , Elena Reshetova , "Tobin C. Harding" , SeongJae Park , Ingo Molnar , Helmut Grohne Subject: Re: [PATCH 05/18] docs: core-api: add cachetlb documentation In-Reply-To: <20180507122937.GA5813@andrea> Organization: Intel Finland Oy - BIC 0357606-4 - Westendinkatu 7, 02160 Espoo References: <07b59879d34502828467f0190f941e23e08fdc81.1525684985.git.mchehab+samsung@kernel.org> <20180507122937.GA5813@andrea> Date: Tue, 08 May 2018 17:40:56 +0300 Message-ID: <87y3gu43d3.fsf@intel.com> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Transfer-Encoding: 8BIT Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, 07 May 2018, Andrea Parri wrote: > On Mon, May 07, 2018 at 06:35:41AM -0300, Mauro Carvalho Chehab wrote: >> The cachetlb.txt is already in ReST format. So, move it to the >> core-api guide, where it belongs. >> >> Signed-off-by: Mauro Carvalho Chehab >> --- >> Documentation/00-INDEX | 2 -- >> Documentation/{cachetlb.txt => core-api/cachetlb.rst} | 0 >> Documentation/core-api/index.rst | 1 + >> Documentation/memory-barriers.txt | 2 +- >> Documentation/translations/ko_KR/memory-barriers.txt | 2 +- >> 5 files changed, 3 insertions(+), 4 deletions(-) >> rename Documentation/{cachetlb.txt => core-api/cachetlb.rst} (100%) > > I see a few "inline" references to the .txt file in -rc4 (see below): > I am not sure if you managed to update them too. Side note, there's scripts/documentation-file-ref-check to grep the kernel tree for things that look like file references to Documentation/* and complain if they don't exist. I get about 350+ hits with that, patches welcome! ;) BR, Jani. > > ./arch/microblaze/include/asm/cacheflush.h:/* Look at Documentation/cachetlb.txt */ > ./arch/unicore32/include/asm/cacheflush.h: * See Documentation/cachetlb.txt for more information. > ./arch/arm64/include/asm/cacheflush.h: * See Documentation/cachetlb.txt for more information. Please note that > ./arch/arm/include/asm/cacheflush.h: * See Documentation/cachetlb.txt for more information. > ./arch/xtensa/include/asm/cacheflush.h: * (see also Documentation/cachetlb.txt) > ./arch/xtensa/include/asm/cacheflush.h:/* This is not required, see Documentation/cachetlb.txt */ > > Andrea > > >> >> diff --git a/Documentation/00-INDEX b/Documentation/00-INDEX >> index 53699c79ee54..04074059bcdc 100644 >> --- a/Documentation/00-INDEX >> +++ b/Documentation/00-INDEX >> @@ -76,8 +76,6 @@ bus-devices/ >> - directory with info on TI GPMC (General Purpose Memory Controller) >> bus-virt-phys-mapping.txt >> - how to access I/O mapped memory from within device drivers. >> -cachetlb.txt >> - - describes the cache/TLB flushing interfaces Linux uses. >> cdrom/ >> - directory with information on the CD-ROM drivers that Linux has. >> cgroup-v1/ >> diff --git a/Documentation/cachetlb.txt b/Documentation/core-api/cachetlb.rst >> similarity index 100% >> rename from Documentation/cachetlb.txt >> rename to Documentation/core-api/cachetlb.rst >> diff --git a/Documentation/core-api/index.rst b/Documentation/core-api/index.rst >> index c670a8031786..d4d71ee564ae 100644 >> --- a/Documentation/core-api/index.rst >> +++ b/Documentation/core-api/index.rst >> @@ -14,6 +14,7 @@ Core utilities >> kernel-api >> assoc_array >> atomic_ops >> + cachetlb >> refcount-vs-atomic >> cpu_hotplug >> idr >> diff --git a/Documentation/memory-barriers.txt b/Documentation/memory-barriers.txt >> index 6dafc8085acc..983249906fc6 100644 >> --- a/Documentation/memory-barriers.txt >> +++ b/Documentation/memory-barriers.txt >> @@ -2903,7 +2903,7 @@ is discarded from the CPU's cache and reloaded. To deal with this, the >> appropriate part of the kernel must invalidate the overlapping bits of the >> cache on each CPU. >> >> -See Documentation/cachetlb.txt for more information on cache management. >> +See Documentation/core-api/cachetlb.rst for more information on cache management. >> >> >> CACHE COHERENCY VS MMIO >> diff --git a/Documentation/translations/ko_KR/memory-barriers.txt b/Documentation/translations/ko_KR/memory-barriers.txt >> index 0a0930ab4156..081937577c1a 100644 >> --- a/Documentation/translations/ko_KR/memory-barriers.txt >> +++ b/Documentation/translations/ko_KR/memory-barriers.txt >> @@ -2846,7 +2846,7 @@ CPU 의 캐시에서 RAM 으로 쓰여지는 더티 캐시 라인에 의해 덮 >> 문제를 해결하기 위해선, 커널의 적절한 부분에서 각 CPU 의 캐시 안의 문제가 되는 >> 비트들을 무효화 시켜야 합니다. >> >> -캐시 관리에 대한 더 많은 정보를 위해선 Documentation/cachetlb.txt 를 >> +캐시 관리에 대한 더 많은 정보를 위해선 Documentation/core-api/cachetlb.rst 를 >> 참고하세요. >> >> >> -- >> 2.17.0 >> > -- > To unsubscribe from this list: send the line "unsubscribe linux-doc" in > the body of a message to majordomo@vger.kernel.org > More majordomo info at http://vger.kernel.org/majordomo-info.html -- Jani Nikula, Intel Open Source Technology Center