Received: by 10.192.165.148 with SMTP id m20csp4449239imm; Tue, 8 May 2018 08:37:19 -0700 (PDT) X-Google-Smtp-Source: AB8JxZpEXVnM5Zcl7nY0iPNep7B/YClWWBVrEhs7ccdMZxGwTujpO8GVy3QqkyiUvkgBGZ5we8ae X-Received: by 10.98.59.24 with SMTP id i24mr39971408pfa.246.1525793839071; Tue, 08 May 2018 08:37:19 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1525793839; cv=none; d=google.com; s=arc-20160816; b=ywokUrnbuoC5klF7EcaTmSrmzRpDQ3ICd4k40eUFhaUW4qzO6a/zmgI12jlvNrqDMW zITK6J2l2mBqso7MjYBzWPijbCxIbfUGNLRbTgiTapT/1SzrOfwKknrdne4O+ZlsfexH k7XsRtj1E9V95DXpGoIFGB6vEEc+bEmY85ojMSRqIaHTZDFnaGwYC1MhkVJIj3RPr3ia cw6b3hzJNmd+KsJJ/BgNflkh6FbVNCtrOTgRpL6/E3+9+TB70b29hT6IpJ3zDkBmv/UV vZVvgLf4yciUwWR+5W0rTZXqIfWLoQuFp7iSDTK7kmqBfGBAeqIqMdrYhvq+mlhmlQ3Z oghw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:arc-authentication-results; bh=jPa2/ZHpXQH/mVfL1g3THFD26mQMPx9nxVw5STbBVa0=; b=yjmA//kkI+GAr3k0cTiSIEJczUXy+8p1upcsqzM/XNNOmYTKhmvKx4/CwuXxs+voES BhEEOWeI0JImpJQBLB/9bKWRbjuj4CeQwUmPAwkiBfclBGoN/sn/X7kOuawFSIcfjftc eC2RKCdt7hxeWWEh9i06KYy+6En2emObk0VxHfDOcxvrMiJiOQDvNvGPkgnPpmcshw4R CQdbUrHduoVDi7uZ3M+hOgc6fSe6WPFkuAblbPutygthmw2sWALLZEEUoT1PTgvHYhIV t2gnDl+IaxJSzUXGLzYws17PEHS26QZCx3WDTRXv2uinFMR1eDufINi0x6vZhpOuRgsC OoFQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w16-v6si24380575plk.79.2018.05.08.08.37.04; Tue, 08 May 2018 08:37:19 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1755248AbeEHPfi (ORCPT + 99 others); Tue, 8 May 2018 11:35:38 -0400 Received: from mail-oi0-f68.google.com ([209.85.218.68]:35756 "EHLO mail-oi0-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1755187AbeEHPfg (ORCPT ); Tue, 8 May 2018 11:35:36 -0400 Received: by mail-oi0-f68.google.com with SMTP id a6-v6so28716313oia.2; Tue, 08 May 2018 08:35:36 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to:user-agent; bh=jPa2/ZHpXQH/mVfL1g3THFD26mQMPx9nxVw5STbBVa0=; b=IkmdWbNJhFaDCz1rdr/dIU9/5zcqJopklaKzjWs9ZNDVMuW9HVdpSGju7S7fRExFeY 2qsh37o6Kk7i4tM0A9eK8h2STLqv1my/bzzUlZsqRiY+uH6Wa3Z/3oXiKxnPkPQJkpCT fnUbH087gCIvXbu/t5FDQ+JIMk/6zJYCxkDY01t0IN3GYtSUSlRdfEK4BgHs1fUIjyHs W0JBr8b1TKZFHu+LLmfccjEK5bWcCF6hMcZENQMAzuImjes4Bi3GDjdHheShyF8xPRLM TvTKPlL6C+/4QRL6LOJPAgH4esSZPpGy2YIEpemLvS4R+tuqgKya1ecFUGrrR937re0S MCSA== X-Gm-Message-State: ALQs6tD7mHeluFoamx3bl/duEwT+neh6fglEtF0fbweHyyYghEglZMfr fqMA5CzEqnPTjbDI07stAQ== X-Received: by 2002:aca:af4e:: with SMTP id y75-v6mr25246314oie.223.1525793735584; Tue, 08 May 2018 08:35:35 -0700 (PDT) Received: from localhost (216-188-254-6.dyn.grandenetworks.net. [216.188.254.6]) by smtp.gmail.com with ESMTPSA id c43-v6sm15543817otj.61.2018.05.08.08.35.34 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Tue, 08 May 2018 08:35:35 -0700 (PDT) Date: Tue, 8 May 2018 10:35:34 -0500 From: Rob Herring To: rishabhb@codeaurora.org Cc: "moderated list:ARM/FREESCALE IMX / MXC ARM ARCHITECTURE" , linux-arm-msm , devicetree@vger.kernel.org, linux-arm@lists.infradead.org, linux-kernel@vger.kernel.org, Trilok Soni , Kyle Yan , ckadabi@codeaurora.org, Evan Green Subject: Re: [PATCH v5 1/2] dt-bindings: Documentation for qcom, llcc Message-ID: <20180508153534.GA15538@rob-hp-laptop> References: <1524524972-12014-1-git-send-email-rishabhb@codeaurora.org> <1524524972-12014-2-git-send-email-rishabhb@codeaurora.org> <20180427142144.tvy5xamuwz6jnxk5@rob-hp-laptop> <4b47ff9a5aa1b51a2810aff6203878f9@codeaurora.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <4b47ff9a5aa1b51a2810aff6203878f9@codeaurora.org> User-Agent: Mutt/1.9.4 (2018-02-28) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Apr 30, 2018 at 05:37:49PM -0700, rishabhb@codeaurora.org wrote: > On 2018-04-30 07:33, Rob Herring wrote: > > On Fri, Apr 27, 2018 at 5:57 PM, wrote: > > > On 2018-04-27 07:21, Rob Herring wrote: > > > > > > > > On Mon, Apr 23, 2018 at 04:09:31PM -0700, Rishabh Bhatnagar wrote: > > > > > > > > > > Documentation for last level cache controller device tree bindings, > > > > > client bindings usage examples. > > > > > > > > > > Signed-off-by: Channagoud Kadabi > > > > > Signed-off-by: Rishabh Bhatnagar > > > > > --- > > > > > .../devicetree/bindings/arm/msm/qcom,llcc.txt | 60 > > > > > ++++++++++++++++++++++ > > > > > 1 file changed, 60 insertions(+) > > > > > create mode 100644 > > > > > Documentation/devicetree/bindings/arm/msm/qcom,llcc.txt > > > > > > > > > > > > My comments on v4 still apply. > > > > > > > > Rob > > > > > > > > > Hi Rob, > > > Reposting our replies to your comments on v4: > > > > > > This is partially true, a bunch of SoCs would support this design but > > > clients IDs are not expected to change. So Ideally client drivers > > > could > > > hard code these IDs. > > > > > > However I have other concerns of moving the client Ids in the driver. > > > The way the APIs implemented today are as follows: > > > #1. Client calls into system cache driver to get cache slice handle > > > with the usecase Id as input. > > > #2. System cache driver gets the phandle of system cache instance from > > > the client device to obtain the private data. > > > #3. Based on the usecase Id perform look up in the private data to get > > > cache slice handle. > > > #4. Return the cache slice handle to client > > > > > > If we don't have the connection between client & system cache then the > > > private data needs to declared as static global in the system cache > > > driver, > > > that limits us to have just once instance of system cache block. > > > > How many instances do you have? > > > > It is easier to put the data into the kernel and move it to DT later > > than vice-versa. I don't think it is a good idea to do a custom > > binding here and one that only addresses caches and nothing else in > > the interconnect. So either we define an extensible and future-proof > > binding or put the data into the kernel for now. > > > > Rob > Hi rob, > Currently we have only instance but how do you propose we handle multiple > instances in future? Worry about that when you have more that one. If it's only a theoretical possibility then it can wait. > Currently we do a lookup in the private data of the driver to get the slice > handle but, if we were to remove the client connection we will have to make > lookup table as global and we can't have more than one instance. > Also, can you suggest any extensible interconnect binding that we can refer > to? There's been some work to add interconnect support for QCom chips. ATM, there is no binding for it and it is just a kernel driver and subsystem. I'm sure you can Google that to find as easily as me. Rob