Received: by 10.192.165.148 with SMTP id m20csp170813imm; Wed, 9 May 2018 10:35:23 -0700 (PDT) X-Google-Smtp-Source: AB8JxZqxE6Vy1yiEdiWn0v668JSrHcIpSUj/lYkSaG4tR4Awh+nhScaY2iocV8h1b0nBWfQ/IZXI X-Received: by 2002:a17:902:8e8b:: with SMTP id bg11-v6mr42769240plb.95.1525887323717; Wed, 09 May 2018 10:35:23 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1525887323; cv=none; d=google.com; s=arc-20160816; b=om9Z5yKlhQjSX1VXO9eXbCClYvzca2ZaHhnaDo4r0YIbzRWhLOPszXEC/7UQrcFYIr sgODBwHV0Q+OYFrH0jECAdoKEOHMW+wpyfhGGr+WmKitfY5CJ/Oi5cq2wLLJnKzQI3BN ed3t5T5UsYVefjZhpIsngIR1kFXrhr1bLCbWtob5dLN2UXa8Gioq8+AZBSRgN27BGj1A CC/SUvzzcNHIqokFNvmf2zMIfc1AUW6dYPuJM74VG8+MXZKjYAcgzJrtjq0Q9Kj07A9W 9Ki9ao0nBHrD81VitALCDXPp9ZX5WDbJ1yEaEQ10mwMm2oW+cFwyQ3/9vtb3GQP8DiMe Q1fA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=RyzMEYiZkZW01Hg0N4YOp8uoETjLDG3YPQMKsqunt28=; b=wFvsyvJv6biCvm0LpAI2Ki9KBrUM/kH5jrDQ2agtz2JMGMIidkAyCtW0DN1uZlxFkc OALwBNN/ZrMJjZl6LzSTzHijmSd3mu9YplqxoG3BVZqfo9beYhbo0b1iqHPVzf6X8gEy o7hTCyXbualDRkx6FLH7pvns2iB6DNLIH49Vs9QgoBFEPf8CMKMIQRbPdvyBKS5zw1FJ 0PhD0ucKOZj9lkWaZUxLpG8SXXlOYCdpXSD6ummhgW43ub877BC4WddBGmjYwQea0GxG L4k0vZncSFwBYQxoQCvxdUMgG6llBaRNDLSzCt9WU7btLp1RztV78CCT4TVwACh4qE2Y wnDw== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@lechnology.com header.s=default header.b=YGtEN65t; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id h91-v6si17276785pld.559.2018.05.09.10.35.09; Wed, 09 May 2018 10:35:23 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=fail header.i=@lechnology.com header.s=default header.b=YGtEN65t; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S935389AbeEIRe7 (ORCPT + 99 others); Wed, 9 May 2018 13:34:59 -0400 Received: from vern.gendns.com ([206.190.152.46]:51894 "EHLO vern.gendns.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S935537AbeEIR1C (ORCPT ); Wed, 9 May 2018 13:27:02 -0400 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lechnology.com; s=default; h=References:In-Reply-To:Message-Id:Date:Subject :Cc:To:From:Sender:Reply-To:MIME-Version:Content-Type: Content-Transfer-Encoding:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Id: List-Help:List-Unsubscribe:List-Subscribe:List-Post:List-Owner:List-Archive; bh=RyzMEYiZkZW01Hg0N4YOp8uoETjLDG3YPQMKsqunt28=; b=YGtEN65t1Nw0GqnP3Jw3EPVvc 5P+m74mOeHhMdkvitqI5KZO0VZFYHpQ9jOaQJ8SPbD1uuYvJWPVaNdS5yS9jh/G0QgHX91imwIYsn h/IeyGyWq27qUiPRVU80D8FTVgspumCS0I5Y9CbZQAzmyJWTqYCSNbeLmV9xO2lP2gKwdFpGMcIo0 cjR9mM3583YO+Jpb5BCzcRntE+Y5SSyT1SYeRCmvFtJBKe113mWboISua3O3NN1XbvV6osLI0Acas pJQnEdZgM/Xd69fJYrVhiTbcrsZhl4/How+qD9za1xiGagGRob34+CecFTeGerxI1BEl3WE4Tpyfd mPXthlqWA==; Received: from 108-198-5-147.lightspeed.okcbok.sbcglobal.net ([108.198.5.147]:58616 helo=freyr.lechnology.com) by vern.gendns.com with esmtpsa (TLSv1.2:ECDHE-RSA-AES128-GCM-SHA256:128) (Exim 4.89_1) (envelope-from ) id 1fGSrc-00EzgW-7X; Wed, 09 May 2018 13:26:52 -0400 From: David Lechner To: linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: Michael Turquette , Stephen Boyd , Rob Herring , Mark Rutland , Sekhar Nori , Kevin Hilman , Bartosz Golaszewski , Adam Ford , linux-kernel@vger.kernel.org, David Lechner Subject: [PATCH v10 10/27] ARM: davinci: dm646x: add new clock init using common clock framework Date: Wed, 9 May 2018 12:25:49 -0500 Message-Id: <20180509172606.29387-11-david@lechnology.com> X-Mailer: git-send-email 2.17.0 In-Reply-To: <20180509172606.29387-1-david@lechnology.com> References: <20180509172606.29387-1-david@lechnology.com> X-AntiAbuse: This header was added to track abuse, please include it with any abuse report X-AntiAbuse: Primary Hostname - vern.gendns.com X-AntiAbuse: Original Domain - vger.kernel.org X-AntiAbuse: Originator/Caller UID/GID - [47 12] / [47 12] X-AntiAbuse: Sender Address Domain - lechnology.com X-Get-Message-Sender-Via: vern.gendns.com: authenticated_id: davidmain+lechnology.com/only user confirmed/virtual account not confirmed X-Authenticated-Sender: vern.gendns.com: davidmain@lechnology.com X-Source: X-Source-Args: X-Source-Dir: Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This adds the new board-specific clock init in mach-davinci/dm646x.c using the new common clock framework drivers. The #ifdefs are needed to prevent compile errors until the entire ARCH_DAVINCI is converted. Also clean up the #includes since we are adding some here. Signed-off-by: David Lechner --- v10 changes: - none v9 changes: - register PLL1 and PSC in dm646x_init_time() instead of as platform device so that we get the correct timer0 clock for davinci_timer_init() - Fixed size of PLL memory block v8 changes: - register clkdev lookup for ref_clk and aux_clkin v7 changes: - add clock platform device declarations - register platform devices instead of registering clocks directly - add davinci prefix to commit description v6 changes: - add blank lines between function calls arch/arm/mach-davinci/board-dm646x-evm.c | 2 + arch/arm/mach-davinci/davinci.h | 1 + arch/arm/mach-davinci/dm646x.c | 63 +++++++++++++++++++++--- 3 files changed, 58 insertions(+), 8 deletions(-) diff --git a/arch/arm/mach-davinci/board-dm646x-evm.c b/arch/arm/mach-davinci/board-dm646x-evm.c index 764be73735a2..37c9e0ee4dcc 100644 --- a/arch/arm/mach-davinci/board-dm646x-evm.c +++ b/arch/arm/mach-davinci/board-dm646x-evm.c @@ -773,6 +773,8 @@ static __init void evm_init(void) int ret; struct davinci_soc_info *soc_info = &davinci_soc_info; + dm646x_register_clocks(); + ret = dm646x_gpio_register(); if (ret) pr_warn("%s: GPIO init failed: %d\n", __func__, ret); diff --git a/arch/arm/mach-davinci/davinci.h b/arch/arm/mach-davinci/davinci.h index 16aca5853ab2..fa99197d36f9 100644 --- a/arch/arm/mach-davinci/davinci.h +++ b/arch/arm/mach-davinci/davinci.h @@ -116,6 +116,7 @@ int dm644x_gpio_register(void); /* DM646x function declarations */ void dm646x_init(void); void dm646x_init_time(unsigned long ref_clk_rate, unsigned long aux_clkin_rate); +void dm646x_register_clocks(void); void dm646x_init_mcasp0(struct snd_platform_data *pdata); void dm646x_init_mcasp1(struct snd_platform_data *pdata); int dm646x_init_edma(struct edma_rsv_info *rsv); diff --git a/arch/arm/mach-davinci/dm646x.c b/arch/arm/mach-davinci/dm646x.c index e1d6e92f434a..f5693bafc81f 100644 --- a/arch/arm/mach-davinci/dm646x.c +++ b/arch/arm/mach-davinci/dm646x.c @@ -8,29 +8,35 @@ * is licensed "as is" without any warranty of any kind, whether express * or implied. */ + +#include +#include +#include #include #include #include -#include -#include -#include #include #include +#include +#include #include +#include #include #include -#include "psc.h" #include -#include #include -#include +#include +#include "asp.h" #include "davinci.h" -#include "clock.h" #include "mux.h" -#include "asp.h" + +#ifndef CONFIG_COMMON_CLK +#include "clock.h" +#include "psc.h" +#endif #define DAVINCI_VPIF_BASE (0x01C12000) @@ -46,6 +52,7 @@ #define DM646X_EMAC_CNTRL_RAM_OFFSET 0x2000 #define DM646X_EMAC_CNTRL_RAM_SIZE 0x2000 +#ifndef CONFIG_COMMON_CLK static struct pll_data pll1_data = { .num = 1, .phys_base = DAVINCI_PLL1_BASE, @@ -356,6 +363,7 @@ static struct clk_lookup dm646x_clks[] = { CLK(NULL, "vpif1", &vpif1_clk), CLK(NULL, NULL, NULL), }; +#endif static struct emac_platform_data dm646x_emac_pdata = { .ctrl_reg_offset = DM646X_EMAC_CNTRL_OFFSET, @@ -953,10 +961,49 @@ void __init dm646x_init(void) void __init dm646x_init_time(unsigned long ref_clk_rate, unsigned long aux_clkin_rate) { +#ifdef CONFIG_COMMON_CLK + void __iomem *pll1, *psc; + struct clk *clk; + + clk_register_fixed_rate(NULL, "ref_clk", NULL, 0, ref_clk_rate); + clk_register_fixed_rate(NULL, "aux_clkin", NULL, 0, aux_clkin_rate); + + pll1 = ioremap(DAVINCI_PLL1_BASE, SZ_1K); + dm646x_pll1_init(NULL, pll1, NULL); + + psc = ioremap(DAVINCI_PWR_SLEEP_CNTRL_BASE, SZ_4K); + dm646x_psc_init(NULL, psc); + + clk = clk_get(NULL, "timer0"); + + davinci_timer_init(clk); +#else ref_clk.rate = ref_clk_rate; aux_clkin.rate = aux_clkin_rate; davinci_clk_init(dm646x_clks); davinci_timer_init(&timer0_clk); +#endif +} + +static struct resource dm646x_pll2_resources[] = { + { + .start = DAVINCI_PLL2_BASE, + .end = DAVINCI_PLL2_BASE + SZ_1K - 1, + .flags = IORESOURCE_MEM, + }, +}; + +static struct platform_device dm646x_pll2_device = { + .name = "dm646x-pll2", + .id = -1, + .resource = dm646x_pll2_resources, + .num_resources = ARRAY_SIZE(dm646x_pll2_resources), +}; + +void __init dm646x_register_clocks(void) +{ + /* PLL1 and PSC are registered in dm646x_init_time() */ + platform_device_register(&dm646x_pll2_device); } static int __init dm646x_init_devices(void) -- 2.17.0