Received: by 2002:ac0:a594:0:0:0:0:0 with SMTP id m20-v6csp972713imm; Fri, 11 May 2018 09:07:20 -0700 (PDT) X-Google-Smtp-Source: AB8JxZr9i12anHmFeC479xlvPvm0mKA+5J5A5teX8gbwsdfYoy4Mitx56jTZDwLdYWQ/6hCLIxy8 X-Received: by 2002:a17:902:108a:: with SMTP id c10-v6mr6211545pla.111.1526054840549; Fri, 11 May 2018 09:07:20 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1526054840; cv=none; d=google.com; s=arc-20160816; b=WUZfUAX2n0S/Gjb+5QmEVzUT5jYuVg7n1A6lkcJadYLIjIHKqTXMTa1d2JU53CERqw Jh8D1LSKWzdgIaPzoyjT9uSxrhzTQ7oakLinf7NklfNsvo1c+NHu1MMck19DbdT79QqM EhEQUNZUw8VeHB4c3kdeOxh4UdiLAsLpdlc3991+RX2vL1wnXtYfQxW++aN3MmuoRx7r KAb82dxM+RtPIY36VxBnJ5jfc8X6TykqA7Q3efwNtnNZ9JVosmivLS/F/vZmCRrCXpNr pnJaFjXG3/ptWAoIaucIMDhOjA5WaEeSxQsW0NnLaW3c6TF6jvWPMlAHX7H+gniOWm5s qsIw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :references:in-reply-to:mime-version:dkim-signature :arc-authentication-results; bh=BcKh8JDWbuN6kFTtd9odvD1TCWNe1czi22cA14S25zo=; b=ipYYSj7WgbT7BMiVEJ0awq6wBrMnukJgfFMTTtehncObJpMLgqVVzO/T1ZdsQNkC9B NWFvZkJBVSpLyH/SA+nGk0lkHpWwxTMgJW90p3/BAXLTvRREb9pxm6kc54LlLNR1L0s0 Gd++Sv/NSKU4VrnBJSw5ArP5PT9wgSshSA0d50T/W45rPOFESP1C/TIM8+VKb7pLB3Pt LXesPlJVW1R/d2xZHJb+lt8kjQwbSkIkOjfgetun/qWAD2LxFrPRIASUgfAs3RXiV0zq OfFNojRjpohtdsJPIjQsAoAbrvSTuT68g04zbs924UG/qo0eWgbhfwYdtAxS7CYDG0PO 4HrQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=J/cGIemY; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id a15-v6si2749498pgd.531.2018.05.11.09.07.05; Fri, 11 May 2018 09:07:20 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=J/cGIemY; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751474AbeEKQGT (ORCPT + 99 others); Fri, 11 May 2018 12:06:19 -0400 Received: from mail.kernel.org ([198.145.29.99]:33380 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1750876AbeEKQGS (ORCPT ); Fri, 11 May 2018 12:06:18 -0400 Received: from mail-qt0-f172.google.com (mail-qt0-f172.google.com [209.85.216.172]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id 60EAB217A0; Fri, 11 May 2018 16:06:17 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1526054777; bh=PJVPPOFrE6AozRg0rQZCtEKMkRa6pUpGCjlmrxyh04Y=; h=In-Reply-To:References:From:Date:Subject:To:Cc:From; b=J/cGIemYjQzigdOrB2UIAQNovwZAeOOL71JdbX8jEqD7UlOHRRkEZ8l/feZZtVBgn t9i5g2GoU2UmYynjW9nUMh1OAv+fRWA2vajeN2aNA4yenjiZrTecJTYkAokm+glamb 4ypo+f8huq/1Tp4nK46iW8LmnYN/dclwKt8AkNdw= Received: by mail-qt0-f172.google.com with SMTP id q6-v6so7716539qtn.3; Fri, 11 May 2018 09:06:17 -0700 (PDT) X-Gm-Message-State: ALKqPwcMt3PFu5pZQp6YVTOgT5ewIEhudt8k0WXkCMKySQXl+Rtv6LIN mTKM/aWpissVP4m0JoTiKh4I4nXicCCA8dv56Q== X-Received: by 2002:a0c:aa9a:: with SMTP id f26-v6mr5757992qvb.106.1526054776548; Fri, 11 May 2018 09:06:16 -0700 (PDT) MIME-Version: 1.0 Received: by 10.12.155.2 with HTTP; Fri, 11 May 2018 09:05:56 -0700 (PDT) In-Reply-To: <8725a726-0733-b0bc-fcf8-4e22399c0e22@arm.com> References: <1525165857-11096-1-git-send-email-suzuki.poulose@arm.com> <1525165857-11096-6-git-send-email-suzuki.poulose@arm.com> <20180501131057.GA15706@rob-hp-laptop> <8725a726-0733-b0bc-fcf8-4e22399c0e22@arm.com> From: Rob Herring Date: Fri, 11 May 2018 11:05:56 -0500 X-Gmail-Original-Message-ID: Message-ID: Subject: Re: [PATCH v2 05/27] dts: bindings: Document device tree binding for CATU To: Suzuki K Poulose Cc: Mathieu Poirier , linux-arm-kernel , "linux-kernel@vger.kernel.org" , Mike Leach , Robert Walker , Mark Rutland , Will Deacon , Robin Murphy , Sudeep Holla , Frank Rowand , John Horley , devicetree@vger.kernel.org, Mathieu Poirier Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, May 8, 2018 at 10:40 AM, Suzuki K Poulose wrote: > > > Rob, Mathieu, > > > On 03/05/18 18:42, Mathieu Poirier wrote: >> >> On 1 May 2018 at 07:10, Rob Herring wrote: >>> >>> On Tue, May 01, 2018 at 10:10:35AM +0100, Suzuki K Poulose wrote: >>>> >>>> Document CATU device-tree bindings. CATU augments the TMC-ETR >>>> by providing an improved Scatter Gather mechanism for streaming >>>> trace data to non-contiguous system RAM pages. >>>> >>>> Cc: devicetree@vger.kernel.org >>>> Cc: frowand.list@gmail.com >>>> Cc: Rob Herring >>>> Cc: Mark Rutland >>>> Cc: Mathieu Poirier >>>> Signed-off-by: Suzuki K Poulose >>>> --- >>>> .../devicetree/bindings/arm/coresight.txt | 52 >>>> ++++++++++++++++++++++ >>>> 1 file changed, 52 insertions(+) >>>> >>>> diff --git a/Documentation/devicetree/bindings/arm/coresight.txt >>>> b/Documentation/devicetree/bindings/arm/coresight.txt >>>> index 15ac8e8..cdd84d0 100644 >>>> --- a/Documentation/devicetree/bindings/arm/coresight.txt >>>> +++ b/Documentation/devicetree/bindings/arm/coresight.txt >>>> @@ -39,6 +39,8 @@ its hardware characteristcs. >>>> >>>> - System Trace Macrocell: >>>> "arm,coresight-stm", "arm,primecell"; [1] >>>> + - Coresight Address Translation Unit (CATU) >>>> + "arm, coresight-catu", "arm,primecell"; >>> >>> >>> spurious space ^ > > > Thanks for spotting, will fix it. > >>> >>>> >>>> * reg: physical base address and length of the register >>>> set(s) of the component. >>>> @@ -86,6 +88,9 @@ its hardware characteristcs. >>>> * arm,buffer-size: size of contiguous buffer space for TMC ETR >>>> (embedded trace router) >>>> >>>> +* Optional property for CATU : >>>> + * interrupts : Exactly one SPI may be listed for reporting the >>>> address >>>> + error >>> >>> >>> Somewhere you need to define the ports for the CATU. > > > The ports are defined common to all the coresight components. Would you > like it to be added just for the CATU ? Yeah, that's probably how we got into this problem with the port numbering in the first place. >>>> Example: >>>> >>>> @@ -118,6 +123,35 @@ Example: >>>> }; >>>> }; >>>> >>>> + etr@20070000 { >>>> + compatible = "arm,coresight-tmc", "arm,primecell"; >>>> + reg = <0 0x20070000 0 0x1000>; >>>> + >>>> + /* input port */ >>>> + port@0 { >>>> + reg = <0>; >>>> + etr_in_port: endpoint { >>>> + slave-mode; >>>> + remote-endpoint = >>>> <&replicator2_out_port0>; >>>> + }; >>>> + }; >>>> + >>>> + /* CATU link represented by output port */ >>>> + port@1 { >>>> + reg = <0>; >>> >>> >>> While common in the Coresight bindings, having unit-address and reg not >>> match is an error. Mathieu and I discussed this a bit as dtc now warns >>> on these. >>> >>> Either reg should be 1 here, or 'ports' needs to be split into input and >>> output ports. My preference would be the former, but Mathieu objected to >>> this not reflecting the the h/w numbering. >> >> >> Suzuki, as we discuss this is related to your work on revamping CS >> bindings for ACPI. Until that gets done and to move forward with this >> set I suggest you abide to Rob's request. > > > Ok, I can change it to <1>, as we don't expect any other output port for an > ETR. Better let Mathieu confirm he's okay with the first option because he wasn't okay with changing the port reg when we discussed. But maybe that was just on existing things like TPIU. Rob