Received: by 2002:ac0:a594:0:0:0:0:0 with SMTP id m20-v6csp3791345imm; Sun, 13 May 2018 20:22:42 -0700 (PDT) X-Google-Smtp-Source: AB8JxZqr+7jdKhrxoekvpni1y3JzUkMTDxmXAR0xOIIO9NMpumd8eWQNgVm3KGMpXM1CiOzS41L+ X-Received: by 2002:aa7:8492:: with SMTP id u18-v6mr8544746pfn.225.1526268162474; Sun, 13 May 2018 20:22:42 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1526268162; cv=none; d=google.com; s=arc-20160816; b=Fx29zPo9NCvi8cxIS8nf440Tr5x77bEcNfe5pXh2ZaO5yvMk1GLZd2Wr4DmCsO4XZX eeM6LBQCSKzaSBFettlDiSXggydBmC92QVOZ75cbFKBmAW3fW4TS2vmGjoBPUdsRSnbn 9al7uX6QoHAdohlloJJvRGZbWZf9FQtVMHPszjW0NzFMOGTsKUYG8Z+R816MuP+fog6Z 08qo2+oooKqYU50OBKOWmeZZdBd4X9sNsn3LhJyGP4TklwHuQtPe2YIzTmEj+IJyZwyF d98eb8c3uZC72J09d3L12DbIY+228ur3d9UWdfUPLiXzq3ur8qDuiIEz2+Kyn7Do6yQC VNvA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:content-transfer-encoding :references:in-reply-to:date:cc:to:from:subject:message-id :arc-authentication-results; bh=BPYrz8v+Ui6sYXoIQu/HbRw5ovG/uHXMk/w2D1ZZsG0=; b=ax2GDWOQHQIi2dN7WeWxaW3zGwtwV7T8Ix5m1xV6ZfmSPBVUuPJINmiWJgMGs7QNdj i9S5l94rsfanDoyBXupTo8nM0JnN9AOhCYme29EkqDqVIOGfITa+2XVQuQRigPoHiLlu yNMHjMpGuX7P0N7FnGMoeSJUI4OlqXHkQngPj2XSVzGaGbybxN2NFWRCk9FaIzIVH3E5 8LazziiUcn5o7D+yy3hcBCvcqX5NoO+LypSD+OTswXx1L/dYFkuWcM44EYqvIylvv5ai ilJ4xzcrdBWzAwAWS1aNecZ+eCDcJlozyAUwNRAl/STZ6v/6Nwyf4O4ZmQzWiOVEjnmU BQUg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id k70-v6si6322983pgc.493.2018.05.13.20.22.27; Sun, 13 May 2018 20:22:42 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752119AbeENDWK convert rfc822-to-8bit (ORCPT + 99 others); Sun, 13 May 2018 23:22:10 -0400 Received: from ozlabs.org ([203.11.71.1]:58435 "EHLO ozlabs.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751953AbeENDWJ (ORCPT ); Sun, 13 May 2018 23:22:09 -0400 Received: from localhost.localdomain (localhost [127.0.0.1]) by ozlabs.org (Postfix) with ESMTP id 40kmG817rBz9s16; Mon, 14 May 2018 13:22:08 +1000 (AEST) Received: by localhost.localdomain (Postfix, from userid 1000) id 241EDEE7911; Mon, 14 May 2018 13:22:08 +1000 (AEST) Message-ID: <1526268127.30369.21.camel@neuling.org> Subject: Re: [PATCH 2/2] powerpc: Enable ASYM_SMT on interleaved big-core systems From: Michael Neuling To: "Gautham R. Shenoy" , Michael Ellerman , Benjamin Herrenschmidt , Vaidyanathan Srinivasan , Akshay Adiga , Shilpasri G Bhat , Balbir Singh , Oliver O'Halloran , Nicholas Piggin Cc: linuxppc-dev@lists.ozlabs.org, linux-kernel@vger.kernel.org Date: Mon, 14 May 2018 13:22:07 +1000 In-Reply-To: <1526037444-22876-3-git-send-email-ego@linux.vnet.ibm.com> References: <1526037444-22876-1-git-send-email-ego@linux.vnet.ibm.com> <1526037444-22876-3-git-send-email-ego@linux.vnet.ibm.com> Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 8BIT X-Mailer: Evolution 3.26.1-1 Mime-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, 2018-05-11 at 16:47 +0530, Gautham R. Shenoy wrote: > From: "Gautham R. Shenoy" > > Each of the SMT4 cores forming a fused-core are more or less > independent units. Thus when multiple tasks are scheduled to run on > the fused core, we get the best performance when the tasks are spread > across the pair of SMT4 cores. > > Since the threads in the pair of SMT4 cores of an interleaved big-core > are numbered {0,2,4,6} and {1,3,5,7} respectively, enable ASYM_SMT on > such interleaved big-cores that will bias the load-balancing of tasks > on smaller numbered threads, which will automatically result in > spreading the tasks uniformly across the associated pair of SMT4 > cores. > > Signed-off-by: Gautham R. Shenoy > --- > arch/powerpc/kernel/smp.c | 2 +- > 1 file changed, 1 insertion(+), 1 deletion(-) > > diff --git a/arch/powerpc/kernel/smp.c b/arch/powerpc/kernel/smp.c > index 9ca7148..0153f01 100644 > --- a/arch/powerpc/kernel/smp.c > +++ b/arch/powerpc/kernel/smp.c > @@ -1082,7 +1082,7 @@ static int powerpc_smt_flags(void) > { > int flags = SD_SHARE_CPUCAPACITY | SD_SHARE_PKG_RESOURCES; > > - if (cpu_has_feature(CPU_FTR_ASYM_SMT)) { > + if (cpu_has_feature(CPU_FTR_ASYM_SMT) || has_interleaved_big_core) { Shouldn't we just set CPU_FTR_ASYM_SMT and leave this code unchanged? > printk_once(KERN_INFO "Enabling Asymmetric SMT > scheduling\n"); > flags |= SD_ASYM_PACKING; > }