Received: by 2002:ac0:a594:0:0:0:0:0 with SMTP id m20-v6csp337205imm; Tue, 15 May 2018 02:24:30 -0700 (PDT) X-Google-Smtp-Source: AB8JxZpHejP3+6RAb67yWNJXwR+0HU6XBvel+I5tXw4gmvo7E5bEjtBW06k1GcM17UzwpvchTA1y X-Received: by 2002:a62:828c:: with SMTP id w134-v6mr14153823pfd.138.1526376270809; Tue, 15 May 2018 02:24:30 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1526376270; cv=none; d=google.com; s=arc-20160816; b=iBYCQ1YQSW+9U5IoMmoxfa84Xv646Tj5IZoT5wm0lGJswnlMcxzPTa2hVENeGdAFeF uo0TMMAhvO+LoDF8P7aQH2glGtOV0/uFTb7JmcoOIcCdcoyL0nEpc5+sa19po5TpsOnf uoQm6ikCUvCi3yUu/J3XOe63SxqLJi0CD4obmWdaZmkgsSQOuryLzwBGRbvNCC3I4zT0 BxRrfC3Wrq0kY2/W5G0xZ97mBrHfUj0Ut8QfL5wtgi3IGKbGywWDC0U98q5gvtsfFvCA it6384en6GErSVYnVG+JnIi79OywAxlt61zDs9ONdv/+CEuZQpWTmCDTZuz2oNONQV9G J7NA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :arc-authentication-results; bh=HURSsF2DREHzAgorUjuU/H9HS6Dgs6mZENrNwWFbyJQ=; b=IuLhYAkmmcq5KkqjQt5CocQujJwBK91LGm41pG+nxtgtpkKk2Lp50LbDrwNFOmOmcz PW1fvfYVxRvX397Gp4C3nuMXTwGoVoNXlYVjo3fhPWgy0Ls/CIfk/KEVLdoEv0f6VWfm d73OlZGapPwNbLekD87/38H5ZYuTZYiL/BYpV6phudbU2TJl1QfLTPAoDAWi1vPH8Y8c X/ljJi7RUu3YHMPrPnNNfexRdNVsW74pnMsLvoOboN2yG3bdFw74JYJI7KWqwzOTHq4K sf2ptEaBUXveWNtC1q4dA8U+2ibW0rS8hjLU3g0KbQJq6w+8qjo8vb5KQQfvT+7r8qov yjaA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id k14-v6si3574601pgp.287.2018.05.15.02.24.16; Tue, 15 May 2018 02:24:30 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752411AbeEOJXx (ORCPT + 99 others); Tue, 15 May 2018 05:23:53 -0400 Received: from regular1.263xmail.com ([211.150.99.137]:34957 "EHLO regular1.263xmail.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752129AbeEOJXv (ORCPT ); Tue, 15 May 2018 05:23:51 -0400 Received: from david.wu?rock-chips.com (unknown [192.168.167.208]) by regular1.263xmail.com (Postfix) with ESMTP id 3EC34DD3B; Tue, 15 May 2018 17:23:45 +0800 (CST) X-263anti-spam: KSV:0; X-MAIL-GRAY: 0 X-MAIL-DELIVERY: 1 X-KSVirus-check: 0 X-ABS-CHECKED: 4 Received: from localhost.localdomain (localhost [127.0.0.1]) by smtp.263.net (Postfix) with ESMTPA id 01AE4369; Tue, 15 May 2018 17:23:44 +0800 (CST) X-IP-DOMAINF: 1 X-RL-SENDER: david.wu@rock-chips.com X-FST-TO: khilman@baylibre.com X-SENDER-IP: 58.22.7.114 X-LOGIN-NAME: david.wu@rock-chips.com X-UNIQUE-TAG: <6dd99d25389c257f3b77926f8c016ae8> X-ATTACHMENT-NUM: 0 X-SENDER: wdc@rock-chips.com X-DNS-TYPE: 0 Received: from localhost.localdomain (unknown [58.22.7.114]) by smtp.263.net (Postfix) whith ESMTP id 6657S9L6AW; Tue, 15 May 2018 17:23:46 +0800 (CST) From: David Wu To: khilman@baylibre.com, heiko@sntech.de Cc: rafael.j.wysocki@intel.com, nm@ti.com, huangtao@rock-chips.com, linux-rockchip@lists.infradead.org, linux-pm@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, David Wu Subject: [PATCH] PM / AVS: rockchip-io: add io selectors and supplies for PX30 Date: Tue, 15 May 2018 17:23:37 +0800 Message-Id: <1526376217-3833-1-git-send-email-david.wu@rock-chips.com> X-Mailer: git-send-email 2.7.4 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This adds the necessary data for handling io voltage domains on PX30. As interesting tidbit, the PX30 contains two separate iodomain areas. One in the regular General Register Files (GRF) and one in PMUGRF in the pmu power domain. Signed-off-by: David Wu --- .../bindings/power/rockchip-io-domain.txt | 2 + drivers/power/avs/rockchip-io-domain.c | 68 ++++++++++++++++++++++ 2 files changed, 70 insertions(+) diff --git a/Documentation/devicetree/bindings/power/rockchip-io-domain.txt b/Documentation/devicetree/bindings/power/rockchip-io-domain.txt index 4a4766e..c2595ba 100644 --- a/Documentation/devicetree/bindings/power/rockchip-io-domain.txt +++ b/Documentation/devicetree/bindings/power/rockchip-io-domain.txt @@ -31,6 +31,8 @@ SoC is on the same page. Required properties: - compatible: should be one of: + - "rockchip,px30-io-voltage-domain" for px30 + - "rockchip,px30-pmu-io-voltage-domain" for px30 pmu-domains - "rockchip,rk3188-io-voltage-domain" for rk3188 - "rockchip,rk3228-io-voltage-domain" for rk3228 - "rockchip,rk3288-io-voltage-domain" for rk3288 diff --git a/drivers/power/avs/rockchip-io-domain.c b/drivers/power/avs/rockchip-io-domain.c index ed2b109..41c2b83 100644 --- a/drivers/power/avs/rockchip-io-domain.c +++ b/drivers/power/avs/rockchip-io-domain.c @@ -39,6 +39,10 @@ #define MAX_VOLTAGE_1_8 1980000 #define MAX_VOLTAGE_3_3 3600000 +#define PX30_IO_VSEL 0x180 +#define PX30_IO_VSEL_VCCIO6_SRC BIT(0) +#define PX30_IO_VSEL_VCCIO6_SUPPLY_NUM 1 + #define RK3288_SOC_CON2 0x24c #define RK3288_SOC_CON2_FLASH0 BIT(7) #define RK3288_SOC_FLASH_SUPPLY_NUM 2 @@ -151,6 +155,25 @@ static int rockchip_iodomain_notify(struct notifier_block *nb, return NOTIFY_OK; } +static void px30_iodomain_init(struct rockchip_iodomain *iod) +{ + int ret; + u32 val; + + /* if no VCCIO0 supply we should leave things alone */ + if (!iod->supplies[PX30_IO_VSEL_VCCIO6_SUPPLY_NUM].reg) + return; + + /* + * set vccio0 iodomain to also use this framework + * instead of a special gpio. + */ + val = PX30_IO_VSEL_VCCIO6_SRC | (PX30_IO_VSEL_VCCIO6_SRC << 16); + ret = regmap_write(iod->grf, PX30_IO_VSEL, val); + if (ret < 0) + dev_warn(iod->dev, "couldn't update vccio0 ctrl\n"); +} + static void rk3288_iodomain_init(struct rockchip_iodomain *iod) { int ret; @@ -227,6 +250,43 @@ static void rk3399_pmu_iodomain_init(struct rockchip_iodomain *iod) dev_warn(iod->dev, "couldn't update pmu io iodomain ctrl\n"); } +static const struct rockchip_iodomain_soc_data soc_data_px30 = { + .grf_offset = 0x180, + .supply_names = { + NULL, + "vccio6", + "vccio1", + "vccio2", + "vccio3", + "vccio4", + "vccio5", + "vccio_oscgpi", + }, + .init = px30_iodomain_init, +}; + +static const struct rockchip_iodomain_soc_data soc_data_px30_pmu = { + .grf_offset = 0x100, + .supply_names = { + NULL, + NULL, + NULL, + NULL, + NULL, + NULL, + NULL, + NULL, + NULL, + NULL, + NULL, + NULL, + NULL, + NULL, + "pmuio1", + "pmuio2", + }, +}; + /* * On the rk3188 the io-domains are handled by a shared register with the * lower 8 bits being still being continuing drive-strength settings. @@ -381,6 +441,14 @@ static const struct rockchip_iodomain_soc_data soc_data_rv1108_pmu = { static const struct of_device_id rockchip_iodomain_match[] = { { + .compatible = "rockchip,px30-io-voltage-domain", + .data = (void *)&soc_data_px30 + }, + { + .compatible = "rockchip,px30-pmu-io-voltage-domain", + .data = (void *)&soc_data_px30_pmu + }, + { .compatible = "rockchip,rk3188-io-voltage-domain", .data = &soc_data_rk3188 }, -- 2.7.4