Received: by 2002:ac0:a594:0:0:0:0:0 with SMTP id m20-v6csp771540imm; Tue, 15 May 2018 08:58:25 -0700 (PDT) X-Google-Smtp-Source: AB8JxZrqdKLFNggSqlS1iiol2nhgnDepbcjoOFypSqEjoL2op7h5fL++xtLi2Kl94qtWN2IqZ1le X-Received: by 2002:a62:2043:: with SMTP id g64-v6mr15776087pfg.12.1526399905265; Tue, 15 May 2018 08:58:25 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1526399905; cv=none; d=google.com; s=arc-20160816; b=WRaavYQ0pL/TJsQhFcbwPeeKf0XEv8XK2IcC3LQY3qud+CiKwaNMJbf6I9DMjZzdoP w7W7B9gwzbrPpbZSn1eJJZoI/dib2KbFtvkFESQf8iCZYRvpGucjmCkkLKnglM2TsXAD azhjGlwgrERBjWzU7Ugy0ygtQCUGQ2i0N8xcXkmHVZmrrgwmxBA9ec0GSxUHpCqAk+y+ VB87ckP6awAvyuUC8UQo/7aQamtUqiybU9fZv8H/fqg+z//Hh1XyQwtvq1bLjCGhY1E7 2QPyLHa0bi4rFteyuyo8+zD3ry840fHh6tVlWiRIwo312OXQa+/348xqKX9zZQG88ia3 PFeA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=TLBQUSLk/aso1SuCLv4JMP9OzoNWej0XaQvzNIL4VeA=; b=mUBXGxQ+p/PxgS6ovvTzejmRRybnApP4E9bT87CuzMSAVChPCEhXpXEqOnftgqMRNG yC7qjsOj+8M9ay0L9QxeDjz4Nvz11NKTAQtcz5pVRKMRMIGZVWrgtWAVVAfndF78is+r JV8aHNOWpg8XufUe6nXSRSPE4y2RT579NUez0qqYeiT1uqFp24ex6q5B0lI8weCqgEp7 mLfCYbXSOgS1rile3jB3cBqpesdI1LI3UtzIJ3LJLnv9ixRqZLnFMx7mILLOCQwwFsiu +fFerBJqgZqwHyTZYR8pQDgj+aY0yoEoK7d3+i+5JuNMMkSuflZNPiv1q9D8IFQ2UpYi +7mw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=Hq0z5R2h; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id h10-v6si331855plr.156.2018.05.15.08.58.11; Tue, 15 May 2018 08:58:25 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=Hq0z5R2h; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754216AbeEOPuj (ORCPT + 99 others); Tue, 15 May 2018 11:50:39 -0400 Received: from mail-yb0-f196.google.com ([209.85.213.196]:39483 "EHLO mail-yb0-f196.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753125AbeEOPug (ORCPT ); Tue, 15 May 2018 11:50:36 -0400 Received: by mail-yb0-f196.google.com with SMTP id g140-v6so216315ybf.6; Tue, 15 May 2018 08:50:35 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=TLBQUSLk/aso1SuCLv4JMP9OzoNWej0XaQvzNIL4VeA=; b=Hq0z5R2h2Nb7Tzr/TZk/DXgf87xfVMDqO9o9WLk8VtvrghI+JT/9aPAWGzcKdkBrhy PxyvWNvsO3up2kqoPAcDuKfByDJwIUeQ3MU87QaSNuu6rHY829pEzQSY8drPIOGSK5+Q nId7K4i2Ahr5mmPcn4LSiLn8rgVTZZm09rMtfgf03n5L8gOVwvQo80ulk59F0mh7zlep gvbr/gT/nRQ+7qyFMhqqkrRi7Cg1hJHAY22ubZVOFF+tYIfOqZIFDnG7iVrM0eb8tmmV Xlr0sI+y3kAhELmyMyavgltD3VKrPwcAVyazm1HjIvNi6GI9+wajfGmNSnsJFK9nuxoG N2LQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=TLBQUSLk/aso1SuCLv4JMP9OzoNWej0XaQvzNIL4VeA=; b=rAmSrsfhwZOqbXEZnTDB+jip/8OI8Sr0RbSEaHyu8e82UTpDDGmjERRAZIGMWCIMyz FOgfQ4MXRBrMGhOeWDCa5CgR306b5Mc7rTSm/9texvNa4ujY8Gwp9FxYudPHXWFl9ase MgtcNwkE5ID0c529PodXekvSXpmSVjsr6Q1s18RO1zXguaXPItg3ouqdDCzv/WD0B+Qp ydmzq8CEhMHaobB5/8WF/VV+MkIzUtGnENUN52+QUpkz1/wUXhywIU3nfwsLIKppI62u Ti+50T97A48jsWQyORSfVcnr426UvyCNJhtH005RwX8KxCNHYSV4kJ64b/IZtv2nCUjH 067A== X-Gm-Message-State: ALKqPwdA1NXsS1slt+whLcRT0E0EOOvDVcLoFGjypj1dcR6vlNl8BVHW WEw6uL+kshdQ+UtQVFkVJ5o= X-Received: by 2002:a25:97c4:: with SMTP id j4-v6mr2962004ybo.476.1526399435272; Tue, 15 May 2018 08:50:35 -0700 (PDT) Received: from localhost ([72.188.97.40]) by smtp.gmail.com with ESMTPSA id f81-v6sm129076ywb.89.2018.05.15.08.50.34 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 15 May 2018 08:50:34 -0700 (PDT) From: William Breathitt Gray To: linus.walleij@linaro.org Cc: linux-gpio@vger.kernel.org, linux-arch@vger.kernel.org, linux-kernel@vger.kernel.org, William Breathitt Gray Subject: [PATCH v3 3/8] gpio: 104-dio-48e: Utilize for_each_set_clump macro Date: Tue, 15 May 2018 11:50:29 -0400 Message-Id: X-Mailer: git-send-email 2.17.0 In-Reply-To: References: Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Replace verbose implementation in get_multiple/set_multiple callbacks with for_each_set_clump macro to simplify code and improve clarity. Signed-off-by: William Breathitt Gray --- drivers/gpio/gpio-104-dio-48e.c | 67 ++++++++------------------------- 1 file changed, 16 insertions(+), 51 deletions(-) diff --git a/drivers/gpio/gpio-104-dio-48e.c b/drivers/gpio/gpio-104-dio-48e.c index 9c4e07fcb74b..77eeaa36094c 100644 --- a/drivers/gpio/gpio-104-dio-48e.c +++ b/drivers/gpio/gpio-104-dio-48e.c @@ -183,46 +183,23 @@ static int dio48e_gpio_get(struct gpio_chip *chip, unsigned offset) return !!(port_state & mask); } +static const size_t ports[] = { 0, 1, 2, 4, 5, 6 }; + static int dio48e_gpio_get_multiple(struct gpio_chip *chip, unsigned long *mask, unsigned long *bits) { struct dio48e_gpio *const dio48egpio = gpiochip_get_data(chip); size_t i; - static const size_t ports[] = { 0, 1, 2, 4, 5, 6 }; - const unsigned int gpio_reg_size = 8; - unsigned int bits_offset; - size_t word_index; - unsigned int word_offset; - unsigned long word_mask; - const unsigned long port_mask = GENMASK(gpio_reg_size - 1, 0); + size_t word; + unsigned int offset; unsigned long port_state; /* clear bits array to a clean slate */ bitmap_zero(bits, chip->ngpio); - /* get bits are evaluated a gpio port register at a time */ - for (i = 0; i < ARRAY_SIZE(ports); i++) { - /* gpio offset in bits array */ - bits_offset = i * gpio_reg_size; - - /* word index for bits array */ - word_index = BIT_WORD(bits_offset); - - /* gpio offset within current word of bits array */ - word_offset = bits_offset % BITS_PER_LONG; - - /* mask of get bits for current gpio within current word */ - word_mask = mask[word_index] & (port_mask << word_offset); - if (!word_mask) { - /* no get bits in this port so skip to next one */ - continue; - } - - /* read bits from current gpio port */ + for_each_set_clump(i, word, offset, mask, ARRAY_SIZE(ports), 8) { port_state = inb(dio48egpio->base + ports[i]); - - /* store acquired bits at respective bits array offset */ - bits[word_index] |= port_state << word_offset; + bits[word] |= port_state << offset; } return 0; @@ -252,37 +229,25 @@ static void dio48e_gpio_set_multiple(struct gpio_chip *chip, unsigned long *mask, unsigned long *bits) { struct dio48e_gpio *const dio48egpio = gpiochip_get_data(chip); - unsigned int i; - const unsigned int gpio_reg_size = 8; - unsigned int port; - unsigned int out_port; + size_t i; + size_t word; + unsigned int offset; + unsigned int iomask; unsigned int bitmask; unsigned long flags; - /* set bits are evaluated a gpio register size at a time */ - for (i = 0; i < chip->ngpio; i += gpio_reg_size) { - /* no more set bits in this mask word; skip to the next word */ - if (!mask[BIT_WORD(i)]) { - i = (BIT_WORD(i) + 1) * BITS_PER_LONG - gpio_reg_size; - continue; - } - - port = i / gpio_reg_size; - out_port = (port > 2) ? port + 1 : port; - bitmask = mask[BIT_WORD(i)] & bits[BIT_WORD(i)]; + for_each_set_clump(i, word, offset, mask, ARRAY_SIZE(ports), 8) { + iomask = mask[word] >> offset; + bitmask = iomask & (bits[word] >> offset); raw_spin_lock_irqsave(&dio48egpio->lock, flags); /* update output state data and set device gpio register */ - dio48egpio->out_state[port] &= ~mask[BIT_WORD(i)]; - dio48egpio->out_state[port] |= bitmask; - outb(dio48egpio->out_state[port], dio48egpio->base + out_port); + dio48egpio->out_state[i] &= ~iomask; + dio48egpio->out_state[i] |= bitmask; + outb(dio48egpio->out_state[i], dio48egpio->base + ports[i]); raw_spin_unlock_irqrestore(&dio48egpio->lock, flags); - - /* prepare for next gpio register set */ - mask[BIT_WORD(i)] >>= gpio_reg_size; - bits[BIT_WORD(i)] >>= gpio_reg_size; } } -- 2.17.0