Received: by 2002:ac0:a594:0:0:0:0:0 with SMTP id m20-v6csp1648077imm; Wed, 16 May 2018 00:38:09 -0700 (PDT) X-Google-Smtp-Source: AB8JxZq1ZXv/rYXk2rERunzeo4FtZaX2LsH7GA3Hz/LUvPzKUTMkVn9StN3oErzQj9ZfHldyDG22 X-Received: by 2002:a63:81c7:: with SMTP id t190-v6mr14967069pgd.293.1526456288933; Wed, 16 May 2018 00:38:08 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1526456288; cv=none; d=google.com; s=arc-20160816; b=uY7wlmqS1Jh12IKzrCtt6Q/P4t49TT5dvAaRl+5uPuJ72NrEssDlE/iJfYZ0D8MCQi 9flAEKD90uD3OcB+/8d49vzmt3/WdWDRdqHb3s9vnv4KHbudyCVN+5PMZGd4Aartc5ot cyDOxH/NBoJ2HBFzUtU+eJzg0ELmxauDBz80ISQ16BDQ9k/YXltwYynvsjzpj91V6zzt RLU4h4X/u3Cy2KwozMNWB8ooQ6TarwDTnC3UzT7lUE/W6j3g8/C/VtPX11cBHKmQza3f 2O03bhlEBEUUFm1x+C/m4mAhzYU6Pz7iPCMwiZqAkVAhqz+wu0uqsvh99nhpUQfhKZ2J moAQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=Ic2HR/MACh3Sh0u+En5vy3BMVWOSnnD1XAqLPO4z2Hw=; b=AdEUG0hFp7kcvIDOk5qPvvvw+y0D0o3CmojD+w7VYTCO7i13J/4GBARHXVpvUIoq+O aTWoeV6M5gMmSfbug33Nvxxfq9i9qbRLWwcqXGEHXR81g2LXqkYNAL0+UeLi8xuUSUkY HtGJ0RtnKBNBdu0dmIQOAccTovHs/Fix9uy6jqyQzhDFAD5Qq8qUECrB2u56xoSMFfel yMJvOtoaPDPFR8qdL2uBqqKmf6XoCQbqKSrKMevTrq54PwvZtNllii3daffwHJXyYvJu awRiuVF+9ZNKrK6PPsKGh8Tov2fuE1zAKlM8cO7MN3IvizhdcsYTZzMRJaE0FwOgBwFH 5NnA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id e18-v6si1676065pgt.3.2018.05.16.00.37.54; Wed, 16 May 2018 00:38:08 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752597AbeEPHgw (ORCPT + 99 others); Wed, 16 May 2018 03:36:52 -0400 Received: from mx07-00178001.pphosted.com ([62.209.51.94]:60359 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752505AbeEPHgu (ORCPT ); Wed, 16 May 2018 03:36:50 -0400 Received: from pps.filterd (m0046668.ppops.net [127.0.0.1]) by mx07-.pphosted.com (8.16.0.21/8.16.0.21) with SMTP id w4G7YLuN002914; Wed, 16 May 2018 09:36:14 +0200 Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx07-00178001.pphosted.com with ESMTP id 2hyxbc4wmv-1 (version=TLSv1 cipher=ECDHE-RSA-AES256-SHA bits=256 verify=NOT); Wed, 16 May 2018 09:36:14 +0200 Received: from zeta.dmz-eu.st.com (zeta.dmz-eu.st.com [164.129.230.9]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 6FE6031; Wed, 16 May 2018 07:36:13 +0000 (GMT) Received: from Webmail-eu.st.com (sfhdag5node3.st.com [10.75.127.15]) by zeta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 109F015BD; Wed, 16 May 2018 07:36:13 +0000 (GMT) Received: from localhost (10.75.127.46) by SFHDAG5NODE3.st.com (10.75.127.15) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Wed, 16 May 2018 09:36:12 +0200 From: Fabrice Gasnier To: , CC: , , , , , , , , , , , Subject: [RESEND PATCH v5 1/6] dt-bindings: mfd: stm32-timers: add support for dmas Date: Wed, 16 May 2018 09:35:56 +0200 Message-ID: <1526456161-27865-2-git-send-email-fabrice.gasnier@st.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1526456161-27865-1-git-send-email-fabrice.gasnier@st.com> References: <1526456161-27865-1-git-send-email-fabrice.gasnier@st.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.75.127.46] X-ClientProxiedBy: SFHDAG2NODE2.st.com (10.75.127.5) To SFHDAG5NODE3.st.com (10.75.127.15) X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:,, definitions=2018-05-16_03:,, signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add support for DMAs to STM32 timers. STM32 Timers can support up to 7 dma requests: up to 4 channels, update, compare and trigger. DMAs may be used to transfer data from pwm capture for instance. DMA support is made optional, PWM capture support is also an option. This is much more wise system-wide to avoid shortage on DMA request lines as there's significant amount of timer instances that can request up to 7 channels. Signed-off-by: Fabrice Gasnier Reviewed-by: Rob Herring Reviewed-by: Benjamin Gaignard --- .../devicetree/bindings/mfd/stm32-timers.txt | 20 ++++++++++++++++++++ 1 file changed, 20 insertions(+) diff --git a/Documentation/devicetree/bindings/mfd/stm32-timers.txt b/Documentation/devicetree/bindings/mfd/stm32-timers.txt index 1db6e00..0e900b5 100644 --- a/Documentation/devicetree/bindings/mfd/stm32-timers.txt +++ b/Documentation/devicetree/bindings/mfd/stm32-timers.txt @@ -19,6 +19,11 @@ Required parameters: Optional parameters: - resets: Phandle to the parent reset controller. See ../reset/st,stm32-rcc.txt +- dmas: List of phandle to dma channels that can be used for + this timer instance. There may be up to 7 dma channels. +- dma-names: List of dma names. Must match 'dmas' property. Valid + names are: "ch1", "ch2", "ch3", "ch4", "up", "trig", + "com". Optional subnodes: - pwm: See ../pwm/pwm-stm32.txt @@ -44,3 +49,18 @@ Example: reg = <0>; }; }; + +Example with all dmas: + timer@40010000 { + ... + dmas = <&dmamux1 11 0x400 0x0>, + <&dmamux1 12 0x400 0x0>, + <&dmamux1 13 0x400 0x0>, + <&dmamux1 14 0x400 0x0>, + <&dmamux1 15 0x400 0x0>, + <&dmamux1 16 0x400 0x0>, + <&dmamux1 17 0x400 0x0>; + dma-names = "ch1", "ch2", "ch3", "ch4", "up", "trig", "com"; + ... + child nodes... + }; -- 1.9.1