Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
From:   "Kang, Luwei" <luwei.kang@intel.com>
To:     Alexander Shishkin <alexander.shishkin@linux.intel.com>
CC:     "kvm@vger.kernel.org" <kvm@vger.kernel.org>,
        "tglx@linutronix.de" <tglx@linutronix.de>,
        "mingo@redhat.com" <mingo@redhat.com>,
        "hpa@zytor.com" <hpa@zytor.com>, "x86@kernel.org" <x86@kernel.org>,
        "chao.p.peng@linux.intel.com" <chao.p.peng@linux.intel.com>,
        "thomas.lendacky@amd.com" <thomas.lendacky@amd.com>,
        "bp@suse.de" <bp@suse.de>, "Liang, Kan" <kan.liang@intel.com>,
        "Janakarajan.Natarajan@amd.com" <Janakarajan.Natarajan@amd.com>,
        "dwmw@amazon.co.uk" <dwmw@amazon.co.uk>,
        "linux-kernel@vger.kernel.org" <linux-kernel@vger.kernel.org>,
        "peterz@infradead.org" <peterz@infradead.org>,
        "mathieu.poirier@linaro.org" <mathieu.poirier@linaro.org>,
        "kstewart@linuxfoundation.org" <kstewart@linuxfoundation.org>,
        "gregkh@linuxfoundation.org" <gregkh@linuxfoundation.org>,
        "pbonzini@redhat.com" <pbonzini@redhat.com>,
        "rkrcmar@redhat.com" <rkrcmar@redhat.com>,
        "david@redhat.com" <david@redhat.com>,
        "bsd@redhat.com" <bsd@redhat.com>,
        "yu.c.zhang@linux.intel.com" <yu.c.zhang@linux.intel.com>,
        "joro@8bytes.org" <joro@8bytes.org>
Subject: RE: [PATCH v8 01/12] perf/x86/intel/pt: Move Intel-PT MSRs bit
 definitions to a public header
Thread-Topic: [PATCH v8 01/12] perf/x86/intel/pt: Move Intel-PT MSRs bit
 definitions to a public header
Thread-Index: AQHT62JliC5AtH9UP0+sBA4842ekgqQuffyAgAOeMWA=
Date:   Wed, 16 May 2018 09:42:58 +0000
Message-ID: <82D7661F83C1A047AF7DC287873BF1E167F7B1B8@SHSMSX101.ccr.corp.intel.com>
References: <1526295432-20640-1-git-send-email-luwei.kang@intel.com>
 <1526295432-20640-2-git-send-email-luwei.kang@intel.com>
 <20180514102217.uc3kzhu6gs4wapuo@um.fi.intel.com>
In-Reply-To: <20180514102217.uc3kzhu6gs4wapuo@um.fi.intel.com>
Accept-Language: en-US
Content-Language: en-US
dlp-product: dlpe-windows
dlp-version: 11.0.200.100
dlp-reaction: no-action
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 8BIT
MIME-Version: 1.0
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk

> > From: Chao Peng <chao.p.peng@linux.intel.com>
> >
> > Intel Processor Trace virtualization enabling in KVM guest need to
> > access these MSRs bit definitions, so move them to public header file
> > msr-index.h.
> > @@ -115,6 +148,7 @@
> >  #define MSR_IA32_RTIT_ADDR2_B		0x00000585
> >  #define MSR_IA32_RTIT_ADDR3_A		0x00000586
> >  #define MSR_IA32_RTIT_ADDR3_B		0x00000587
> > +#define MSR_IA32_RTIT_ADDR_RANGE	4
> 
> This one wasn't there before, so belongs in a different patch.

What about move this definition to "arch/x86/include/asm/intel_pt.h " and be added in patch 8 (implementation of context switch).

Thanks,
Luwei Kang

> 
> Regards,
> --
> Alex