Received: by 2002:ac0:a594:0:0:0:0:0 with SMTP id m20-v6csp1784505imm; Wed, 16 May 2018 03:04:43 -0700 (PDT) X-Google-Smtp-Source: AB8JxZq5Jxq7uLhe+orv6TzecwZJZxEjBLYTwuY/2OyzCLxTRszvO/8zuznfFPPFkHAt2lk3oNL5 X-Received: by 2002:a62:6756:: with SMTP id b83-v6mr260805pfc.76.1526465083259; Wed, 16 May 2018 03:04:43 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1526465083; cv=none; d=google.com; s=arc-20160816; b=xE2E+BnYPVLNK4bLYxiW/zCJPRPbhkCONbm6vRbEAnHERmdjRCRGOQY6Jbj08CKceT RaMxh5jxtbhY76btACUePIowoZt6OyxyiHji++HRCCMUBoSR5JtO207JyXmLdh393gDX 1SIOYW1IsoSTpZnLaw1RqZR68OOcDo0zE0ZI6Akfj4lgk4vBZb0+5K37ObKuIPNn6WhP hSX+C012JtAMPzseWzA/j7bHhCfUF6CyTDKRL/0E2QvGfYXxjFVXg04PKobMyGu+NGyW bt+JpO6Ig9UW4RgUqbfTBCwh8/9fMFWXQ1s4PWAzQEAC7hlvbmshoygqc5OrrEpew7vm OknQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to:date :cc:to:from:subject:message-id:arc-authentication-results; bh=l0IqM6W+klmRdIlEAhH+DxV+pWEl870rIFRBRa9TWHU=; b=Fdlr9OpBj5AW9GhiN8W3Qt1s29NiH0qboU/VC9ZyGwvZ1VwflckdFb5+O9NJQqUJrU 9fazzV15aD14K9M17XIAFSX/F4+Y9Mu/VTKXPCDOX9Q7GhBdySh+kFJ29tcWfJpxIhWa vkBUR7hWAaP7mVEIP36Y0eJq4JssudnWwWb1HQdgBVsnXq2gegDmKia77m7oVlp8Vqp3 cbhBW52Ugh9XOm/NEHq2DS0eaRwBboj5fn7YpuHGS/9RgsKlR3H55On4BIWLIjil3Ci6 KHBNhNuCHKEBb3+EchP7aaqK1/1Zz3+WyZL+Eulc7j/R1ZoEuY4qkRkAQ2vWzylWoxsj oEJw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id v2-v6si1733373pge.105.2018.05.16.03.04.29; Wed, 16 May 2018 03:04:43 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753248AbeEPKEH (ORCPT + 99 others); Wed, 16 May 2018 06:04:07 -0400 Received: from esa1.microchip.iphmx.com ([68.232.147.91]:44884 "EHLO esa1.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753053AbeEPKEE (ORCPT ); Wed, 16 May 2018 06:04:04 -0400 X-IronPort-AV: E=Sophos;i="5.49,404,1520924400"; d="asc'?scan'208";a="14964745" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa1.microchip.iphmx.com with ESMTP/TLS/DHE-RSA-AES256-SHA; 16 May 2018 03:04:03 -0700 Received: from m19893 (10.10.76.4) by chn-sv-exch02.mchp-main.com (10.10.76.38) with Microsoft SMTP Server id 14.3.352.0; Wed, 16 May 2018 03:04:02 -0700 Message-ID: Subject: Re: [PATCH] mtd: spi-nor: add support for Microchip 25LC256 From: Radu Pirea To: Marek Vasut , Boris Brezillon CC: , , , , , , Date: Wed, 16 May 2018 13:05:21 +0300 In-Reply-To: <1db092c8-95fb-5747-f7b9-f6a215b1aa5b@gmail.com> References: <20180504155404.5285-1-radu.pirea@microchip.com> <20180504204013.254d90cf@bbrezillon> <1db092c8-95fb-5747-f7b9-f6a215b1aa5b@gmail.com> Content-Type: multipart/signed; micalg=pgp-sha256; protocol="application/pgp-signature"; boundary="=-qBHZrjFqVyIRnkwSuzM0" X-Mailer: Evolution 3.28.2 MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org --=-qBHZrjFqVyIRnkwSuzM0 Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable On Wed, 2018-05-16 at 00:17 +0200, Marek Vasut wrote: > On 05/15/2018 06:22 PM, Radu Pirea wrote: > > On Fri, 2018-05-04 at 20:40 +0200, Boris Brezillon wrote: > > > On Fri, 4 May 2018 18:54:04 +0300 > > > Radu Pirea wrote: > > >=20 > > > > Added geometry description for Microchip 25LC256 memory. > > >=20 > > > Same as for the dataflash stuff you posted a few weeks ago: I > > > don't > > > think this device belongs in the SPI NOR framework. > >=20 > > Hi Boris, > >=20 > > 25lc256 memory is similar with mr25h256, the only difference is the > > page size(64 vs 256). Because mr25h256 is already in SPI NOR > > framework > > I added here 25lc256. >=20 > I think I must be reading the wrong datasheet, but can you show me > how > does it support things like READID opcode ? >=20 Hi Marek, I read the datasheet for 25lc256 and for mr25h256 and none of them supports READID. Is this required for a chip to be included in spi-nor framework? I just followed the mr25h256 as an example.=20 --=-qBHZrjFqVyIRnkwSuzM0 Content-Type: application/pgp-signature; name="signature.asc" Content-Description: This is a digitally signed message part Content-Transfer-Encoding: 7bit -----BEGIN PGP SIGNATURE----- iQIzBAABCAAdFiEEdoCq2H4M7urKoB6rrwWfQ+JrPx0FAlr8AmEACgkQrwWfQ+Jr Px2SEBAAjDFPBtTeDU+oT05eDSU4xKRqNHej7v33Ed3pCWl78KY5FS34xP9dnoZU GILWIHel95hmOmF4lduZVWXreK4sA30wFG13dJzcXNzmi3AT3KZb4wjWFlEX5rS2 iEsWAYqL0ywjqqzbLwkukNtlRe3m1yEkoGhgunAcGPpy5lZbSP5te7s1+JZm9XZh 7CjOJ4GY0vOLKnQlsIrGFv/ksozR8VtEnARjeRr7Q1edVmhIl5VzR3SskSY6mCbD jtJKMlEozSCWNizyRiN6PCd3BKraabjc5v5BaQUq6RmQWSF2rqTiGKAMyhoxmYaL FrTXPmgTc+HaKUWWrrG0fahsWnyYwrBXrVhYFzaCft8PACw8GAj1oZhejXi5QGhK shViWrgY1Ixq3AHX0Q2IQGgnnsOdYby6KQMAc/CjPkt8RStErTFVwZuhRe3hCswF ITcKOasH/2NaLtKgyrx4HvhbAYf6j2vgR8y8UKdHe5ynRve1aW1fXt+Qr5yNuLmi ybNDp8D+SHToolMOgcFzRrbw0+GD8HutNoTIQZbrAhhqKloLyMeI5mapTALvO0M1 tBKtpAXXhAnQMeVfYUJYCq3js1KjNjnLyEhSgZqI7/TUt2wS0kL6MkyIgi0HsgTn tiWw/U3X/5wX8IpslolF0GN7mFgAGlVVJ+Vs7Owb9TVHO7zBDXY= =tXue -----END PGP SIGNATURE----- --=-qBHZrjFqVyIRnkwSuzM0--