Received: by 2002:ac0:a594:0:0:0:0:0 with SMTP id m20-v6csp1814935imm; Wed, 16 May 2018 03:34:08 -0700 (PDT) X-Google-Smtp-Source: AB8JxZpkeDsAbpprTLxibGH0lZAIgyfGWz+Widm80IPyzyHHUHaOAG0DL2JtwoSUNQRSLzh8te7X X-Received: by 2002:a63:6ac6:: with SMTP id f189-v6mr278155pgc.308.1526466848565; Wed, 16 May 2018 03:34:08 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1526466848; cv=none; d=google.com; s=arc-20160816; b=Me0CqjiVS1P4plLIGoBFugXEiBMz4FLfKXSY14xhCEp5Z/OXYGsgC+a/v6t76yiGjd hCKwJxtT1ISNO3SY/hRxWmq3Q1OLhV4VWRQQD8TYOGAypE8q8TVXK6LrB6f+15pF5GNB WRNnF80L43KAPmNIFvKF0NUOKmn4aOvLMQAv1x/jXE/MHZmpFAyuAgpUT9YL4Ox01fxt L1fNwU+Ks86qkJouUfRR24fKK+8sVdf15GrYTlmXHBvIE5T/3JxC4D8bIaduKYJ+1iUM f+hzWRB2xDspqCDrbX2maDVSUqfJEleiyTUC42wF8my4RFaF0fBtZ9zvE2DTJWQXQVRI ChRw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=h7Z/NTHQ1HAHWkv+XpCO2QceLdinSy7qhwZBLLBBYrY=; b=ysJMYH+/baaVrwGpBgbr13e96EfY1T+NpPtmh901d76XRKnoXu9/OKUGuvLrBBkjGg vQ9oPPgxhiB4PsqdSdJ90Wq5KylNFpNhTw/sDxskjZJtmPbOF+eKoOZsREdkeYSAyJ68 Ojp1Yb+akXfDIR/ssERMR/apAyq5huvxc8v7+jfoYCf9JTVW1yiqtvPa40fGVmHNLs/C 1VI/vttqVEgpRA4+KSPdFnAvZIqNo5aTX1q0oVTs+OaUwPtc3mjdpx0yn6u41ofN1/TF BS3BfKn7Dc0VrhUswrUPkxfX99FcFqNGLE+/IxuFKffVmLjFOf3roWM5vJHIniLV83yh u+fQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=temperror (no key for signature) header.i=@micronovasrl.com header.s=dkim header.b=pmt5cGkO; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id k22-v6si2164244pll.393.2018.05.16.03.33.54; Wed, 16 May 2018 03:34:08 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=temperror (no key for signature) header.i=@micronovasrl.com header.s=dkim header.b=pmt5cGkO; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752777AbeEPKdP (ORCPT + 99 others); Wed, 16 May 2018 06:33:15 -0400 Received: from mail.micronovasrl.com ([212.103.203.10]:58894 "EHLO mail.micronovasrl.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752447AbeEPKdB (ORCPT ); Wed, 16 May 2018 06:33:01 -0400 Received: from mail.micronovasrl.com (mail.micronovasrl.com [127.0.0.1]) by mail.micronovasrl.com (Postfix) with ESMTP id BAB40B00B93 for ; Wed, 16 May 2018 12:32:59 +0200 (CEST) Authentication-Results: mail.micronovasrl.com (amavisd-new); dkim=pass reason="pass (just generated, assumed good)" header.d=micronovasrl.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=micronovasrl.com; h=references:in-reply-to:x-mailer:message-id:date:date:subject :subject:to:from:from; s=dkim; t=1526466779; x=1527330780; bh=/c lSW0wS5F4WsiZC2as3bWI2lPp4S6FJd78Lxs52cg0=; b=pmt5cGkOR3n/z6YU7+ d4MLPglfinwK/AQ3a+GgNFAZDnjS8EgMN89+MqFRLx09U8zZnD6k9BHXsmsq0T9E n5dsdq3kEOeQhMCto9OKOEGZRNvgUYZrn2NM59nu6AlfamXuwBLBUj/tcVdHhpr7 tXb/AMvIcKS1PAGR1AYr0iEv4= X-Virus-Scanned: Debian amavisd-new at mail.micronovasrl.com X-Spam-Flag: NO X-Spam-Score: -2.9 X-Spam-Level: X-Spam-Status: No, score=-2.9 tagged_above=-10 required=4.5 tests=[ALL_TRUSTED=-1, BAYES_00=-1.9] autolearn=unavailable autolearn_force=no Received: from mail.micronovasrl.com ([127.0.0.1]) by mail.micronovasrl.com (mail.micronovasrl.com [127.0.0.1]) (amavisd-new, port 10026) with ESMTP id NrIwmMlyR3U1 for ; Wed, 16 May 2018 12:32:59 +0200 (CEST) Received: from localhost.localdomain (62-11-51-166.dialup.tiscali.it [62.11.51.166]) by mail.micronovasrl.com (Postfix) with ESMTPSA id 691FCB00811; Wed, 16 May 2018 12:32:55 +0200 (CEST) From: Giulio Benetti To: a.zummo@towertech.it, alexandre.belloni@bootlin.com Cc: robh+dt@kernel.org, mark.rutland@arm.com, linux-rtc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Giulio Benetti Subject: [PATCH v5 4/4] rtc: ds1307: add frequency_test_enable sysfs attribute to check tick on m41txx Date: Wed, 16 May 2018 12:32:51 +0200 Message-Id: <20180516103251.74707-4-giulio.benetti@micronovasrl.com> X-Mailer: git-send-email 2.17.0 In-Reply-To: <20180516103251.74707-1-giulio.benetti@micronovasrl.com> References: <20180516103251.74707-1-giulio.benetti@micronovasrl.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On m41txx you can enable open-drain OUT pin to check if offset is ok. Enabling OUT pin with frequency_test_enable attribute, OUT pin will tick 512 times faster than 1s tick base. Enable or Disable FT bit on CONTROL register if freq_test is 1 or 0. Signed-off-by: Giulio Benetti --- V3 => V4: * change attribute from freq_test to frequency_test_enable * use regmap_update_bits instead of regmap_write V4 => V5: * update commit log drivers/rtc/rtc-ds1307.c | 99 ++++++++++++++++++++++++++++++++++++++++ 1 file changed, 99 insertions(+) diff --git a/drivers/rtc/rtc-ds1307.c b/drivers/rtc/rtc-ds1307.c index 2797d01bfa1d..de98ddc39515 100644 --- a/drivers/rtc/rtc-ds1307.c +++ b/drivers/rtc/rtc-ds1307.c @@ -1053,6 +1053,99 @@ static int m41txx_rtc_set_offset(struct device *dev, long offset) ctrl_reg); } +static ssize_t frequency_test_enable_store(struct device *dev, + struct device_attribute *attr, + const char *buf, size_t count) +{ + struct ds1307 *ds1307 = dev_get_drvdata(dev); + unsigned long freq_test = 0; + int retval; + + retval = kstrtoul(buf, 10, &freq_test); + if ((retval < 0) || (retval > 1)) { + dev_err(dev, "Failed to store RTC Frequency Test attribute\n"); + return -EINVAL; + } + + regmap_update_bits(ds1307->regmap, M41TXX_REG_CONTROL, M41TXX_BIT_FT, + freq_test ? M41TXX_BIT_FT : 0); + + return retval ? retval : count; +} + +static ssize_t frequency_test_enable_show(struct device *dev, + struct device_attribute *attr, + char *buf) +{ + struct ds1307 *ds1307 = dev_get_drvdata(dev); + int freq_test_en = 0; + unsigned int ctrl_reg; + + regmap_read(ds1307->regmap, M41TXX_REG_CONTROL, &ctrl_reg); + + if (ctrl_reg & M41TXX_BIT_FT) + freq_test_en = true; + else + freq_test_en = false; + + return sprintf(buf, "%d\n", freq_test_en); +} + +static DEVICE_ATTR_RW(frequency_test_enable); + +static struct attribute *rtc_freq_test_attrs[] = { + &dev_attr_frequency_test_enable.attr, + NULL, +}; + +static const struct attribute_group rtc_freq_test_attr_group = { + .attrs = rtc_freq_test_attrs, +}; + +static void rtc_calib_remove_sysfs_group(void *_dev) +{ + struct device *dev = _dev; + + sysfs_remove_group(&dev->kobj, &rtc_freq_test_attr_group); +} + +static int ds1307_add_frequency_test(struct ds1307 *ds1307) +{ + int err = 0; + + switch (ds1307->type) { + case m41t0: + case m41t00: + case m41t11: + /* Export sysfs entries */ + err = sysfs_create_group(&(ds1307->dev)->kobj, + &rtc_freq_test_attr_group); + if (err) { + dev_err(ds1307->dev, + "Failed to create sysfs group: %d\n", + err); + return err; + } + + err = devm_add_action_or_reset(ds1307->dev, + rtc_calib_remove_sysfs_group, + ds1307->dev); + if (err) { + dev_err(ds1307->dev, + "Failed to add sysfs cleanup action: %d\n", + err); + sysfs_remove_group(&(ds1307->dev)->kobj, + &rtc_freq_test_attr_group); + return err; + } + break; + default: + break; + } + + return err; +} + /*----------------------------------------------------------------------*/ static int ds1307_nvram_read(void *priv, unsigned int offset, void *val, @@ -1794,6 +1887,12 @@ static int ds1307_probe(struct i2c_client *client, if (err) return err; + err = ds1307_add_frequency_test(ds1307); + if (err) { + rtc_device_unregister(ds1307->rtc); + return err; + } + if (chip->nvram_size) { struct nvmem_config nvmem_cfg = { .name = "ds1307_nvram", -- 2.17.0