Received: by 2002:ac0:a594:0:0:0:0:0 with SMTP id m20-v6csp2035530imm; Wed, 16 May 2018 06:59:15 -0700 (PDT) X-Google-Smtp-Source: AB8JxZqz69qKjYqZd6ATsXI+tUe5m03vWjjMHJ2TUXkPGc8ZQiALid64Apxa/0P0Lii6z1shK3qx X-Received: by 2002:a17:902:7e4a:: with SMTP id a10-v6mr1109214pln.276.1526479155070; Wed, 16 May 2018 06:59:15 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1526479155; cv=none; d=google.com; s=arc-20160816; b=FVKv8KKmQtr1tNGP8mdeiLUNphcED++Ofak9UTEKicnobuM/O0hgQ2RNpyzRfUvjc6 /hllqcV1RV4fRT97ub1RfcOztHq8jIWfayuidUFlmUnpjqwhHd2iKgYAXw2rUAlw5+JM 5aApXjPkxTDe08WOvtfhoXB44ntL8z4Y1bAKt76qZy4nz1JDKLKYlQjqcem7nROE0sJ6 1Edo6nYHbHn3D7fMhyjMh/KoR6eR5JWJrDTZTklnNj06uXrXEM+jmdvpizxrE2JUZSbm ON9y+JXx032PbyOa+wb98iQGgU21Bq8uUlYE4TXHu0QsOyzAXKtP1zgzE5hsoXyraVJh zlVw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:message-id:references :in-reply-to:subject:cc:to:from:date:content-transfer-encoding :mime-version:dkim-signature:dkim-signature :arc-authentication-results; bh=lGTfTNpShMZE5c65NZYlLkLKnV9C3+vnK6vhyq7nZpE=; b=d2D5PrZqBxP8+j7IMdS+rmzC5FEpvHFARb5qWwhJRpHd2DB/16m5HInUxfa4ttRDNf 2G68DaiAQkbvDYWIhmQnln8pdDdDnrL96YU59UKhoIVNIrMYhjqjTp+uk+x04/rsAEwa 7iBJ+sp9jg905l9ooZJUA9xjLJauOfYJH2+0JVGxFzoL82qgKTiRNIyT727DQ9V8xN3C /VYvSFgCZhzDxNcZ9TTNV2/hDp9vqyHJwZjoTeStDbnd7A1zl0jFQyn0gVe/z3K7P2fr NmNHPejplypg673EBD1RpNtk22Bl/wcZTdkWpwEPerfvD33Y2Z2om1EJks6700SuwvHk dilQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=flPAix3/; dkim=pass header.i=@codeaurora.org header.s=default header.b=DbUje8Qt; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id d132-v6si2144790pgc.253.2018.05.16.06.58.59; Wed, 16 May 2018 06:59:15 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=flPAix3/; dkim=pass header.i=@codeaurora.org header.s=default header.b=DbUje8Qt; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752542AbeEPN6u (ORCPT + 99 others); Wed, 16 May 2018 09:58:50 -0400 Received: from smtp.codeaurora.org ([198.145.29.96]:36340 "EHLO smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751595AbeEPN6s (ORCPT ); Wed, 16 May 2018 09:58:48 -0400 Received: by smtp.codeaurora.org (Postfix, from userid 1000) id D0A18601EA; Wed, 16 May 2018 13:58:47 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1526479127; bh=JJRi85i+a8kFeeO8lArj+aA1krGaP7u0eeQQP/ROzSQ=; h=Date:From:To:Cc:Subject:In-Reply-To:References:From; b=flPAix3/PddR01LKY5sW+QUVolT0Kx4rhBtfB8VuVs4TH/esHfAeA5qgBeyMvEC6H 8q6EfFPVURIG+SvGUQDzqzHpK/mD0DR5HTA2GpmukO7wzANw8ATiIGVlfd2SgTpQwD uTqTZDXquiaJlhSn8g8ng7WDLurSOEPjR3Zz5Q4E= X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on pdx-caf-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.8 required=2.0 tests=ALL_TRUSTED,BAYES_00, DKIM_SIGNED,T_DKIM_INVALID autolearn=no autolearn_force=no version=3.4.0 Received: from mail.codeaurora.org (localhost.localdomain [127.0.0.1]) by smtp.codeaurora.org (Postfix) with ESMTP id 66162601EA; Wed, 16 May 2018 13:58:45 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1526479125; bh=JJRi85i+a8kFeeO8lArj+aA1krGaP7u0eeQQP/ROzSQ=; h=Date:From:To:Cc:Subject:In-Reply-To:References:From; b=DbUje8QtfC+bNAptWpxQzkKWiVa8q/iCZR+auoBafVJDn2RqY/IETpG3cqX2edwMW +ILl5zyR0dNvdkbgeUSwLNzJ51ZmbHixq0EYiYUewcYZf59QJ+hJIKavPwlZ7lli1X lemLLfsLamRK3SrxK45jRrHVJyZLiLBGqXqo2TDc= MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII; format=flowed Content-Transfer-Encoding: 7bit Date: Wed, 16 May 2018 19:28:45 +0530 From: poza@codeaurora.org To: Bjorn Helgaas Cc: Bjorn Helgaas , Philippe Ombredanne , Thomas Gleixner , Greg Kroah-Hartman , Kate Stewart , linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org, Dongdong Liu , Keith Busch , Wei Zhang , Sinan Kaya , Timur Tabi , linux-pci-owner@vger.kernel.org Subject: Re: [PATCH v16 8/9] PCI/DPC: Unify and plumb error handling into DPC In-Reply-To: <20180516130455.GA233993@bhelgaas-glaptop.roam.corp.google.com> References: <1526035408-31328-1-git-send-email-poza@codeaurora.org> <1526035408-31328-9-git-send-email-poza@codeaurora.org> <20180515235632.GB11156@bhelgaas-glaptop.roam.corp.google.com> <2ca65f6b38668cfcf553833409ee38e3@codeaurora.org> <20180516105236.GA217390@bhelgaas-glaptop.roam.corp.google.com> <3822b5ea0b05f9836b991ce18f16a30f@codeaurora.org> <20180516130455.GA233993@bhelgaas-glaptop.roam.corp.google.com> Message-ID: <1efff82478fd1a7386bec8a2a797bed0@codeaurora.org> X-Sender: poza@codeaurora.org User-Agent: Roundcube Webmail/1.2.5 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 2018-05-16 18:34, Bjorn Helgaas wrote: > On Wed, May 16, 2018 at 05:45:58PM +0530, poza@codeaurora.org wrote: >> On 2018-05-16 16:22, Bjorn Helgaas wrote: >> > On Wed, May 16, 2018 at 01:46:25PM +0530, poza@codeaurora.org wrote: >> > > On 2018-05-16 05:26, Bjorn Helgaas wrote: >> > > > On Fri, May 11, 2018 at 05:22:08PM +0530, poza@codeaurora.org wrote: >> > > > > On 2018-05-11 16:13, Oza Pawandeep wrote: >> > > > > > DPC driver implements link_reset callback, and calls >> > > > > > pci_do_fatal_recovery(). >> > > > > > >> > > > > > Which follows standard path of ERR_FATAL recovery. >> > > > > > >> > > > > > Signed-off-by: Oza Pawandeep >> > > > > > >> > > > > > diff --git a/drivers/pci/pci.h b/drivers/pci/pci.h >> > > > > > index 5e8857a..6af7595 100644 >> > > > > > --- a/drivers/pci/pci.h >> > > > > > +++ b/drivers/pci/pci.h >> > > > > > @@ -354,7 +354,7 @@ static inline resource_size_t >> > > > > > pci_resource_alignment(struct pci_dev *dev, >> > > > > > void pci_enable_acs(struct pci_dev *dev); >> > > > > > >> > > > > > /* PCI error reporting and recovery */ >> > > > > > -void pcie_do_fatal_recovery(struct pci_dev *dev); >> > > > > > +void pcie_do_fatal_recovery(struct pci_dev *dev, u32 service); >> > > > > > void pcie_do_nonfatal_recovery(struct pci_dev *dev); >> > > > > > >> > > > > > bool pcie_wait_for_link(struct pci_dev *pdev, bool active); >> > > > > > diff --git a/drivers/pci/pcie/aer/aerdrv_core.c >> > > > > > b/drivers/pci/pcie/aer/aerdrv_core.c >> > > > > > index fdfc474..36e622d 100644 >> > > > > > --- a/drivers/pci/pcie/aer/aerdrv_core.c >> > > > > > +++ b/drivers/pci/pcie/aer/aerdrv_core.c >> > > > > > @@ -254,7 +254,7 @@ static void handle_error_source(struct pcie_device >> > > > > > *aerdev, >> > > > > > } else if (info->severity == AER_NONFATAL) >> > > > > > pcie_do_nonfatal_recovery(dev); >> > > > > > else if (info->severity == AER_FATAL) >> > > > > > - pcie_do_fatal_recovery(dev); >> > > > > > + pcie_do_fatal_recovery(dev, PCIE_PORT_SERVICE_AER); >> > > > > > } >> > > > > > >> > > > > > #ifdef CONFIG_ACPI_APEI_PCIEAER >> > > > > > @@ -321,7 +321,7 @@ static void aer_recover_work_func(struct work_struct >> > > > > > *work) >> > > > > > if (entry.severity == AER_NONFATAL) >> > > > > > pcie_do_nonfatal_recovery(pdev); >> > > > > > else if (entry.severity == AER_FATAL) >> > > > > > - pcie_do_fatal_recovery(pdev); >> > > > > > + pcie_do_fatal_recovery(pdev, PCIE_PORT_SERVICE_AER); >> > > > > > pci_dev_put(pdev); >> > > > > > } >> > > > > > } >> > > > > > diff --git a/drivers/pci/pcie/dpc.c b/drivers/pci/pcie/dpc.c >> > > > > > index 80ec384..5680c13 100644 >> > > > > > --- a/drivers/pci/pcie/dpc.c >> > > > > > +++ b/drivers/pci/pcie/dpc.c >> > > > > > @@ -73,29 +73,31 @@ static void dpc_wait_link_inactive(struct dpc_dev >> > > > > > *dpc) >> > > > > > pcie_wait_for_link(pdev, false); >> > > > > > } >> > > > > > >> > > > > > -static void dpc_work(struct work_struct *work) >> > > > > > +static pci_ers_result_t dpc_reset_link(struct pci_dev *pdev) >> > > > > > { >> > > > > > - struct dpc_dev *dpc = container_of(work, struct dpc_dev, work); >> > > > > > - struct pci_dev *dev, *temp, *pdev = dpc->dev->port; >> > > > > > - struct pci_bus *parent = pdev->subordinate; >> > > > > > - u16 cap = dpc->cap_pos, ctl; >> > > > > > - >> > > > > > - pci_lock_rescan_remove(); >> > > > > > - list_for_each_entry_safe_reverse(dev, temp, &parent->devices, >> > > > > > - bus_list) { >> > > > > > - pci_dev_get(dev); >> > > > > > - pci_dev_set_disconnected(dev, NULL); >> > > > > > - if (pci_has_subordinate(dev)) >> > > > > > - pci_walk_bus(dev->subordinate, >> > > > > > - pci_dev_set_disconnected, NULL); >> > > > > > - pci_stop_and_remove_bus_device(dev); >> > > > > > - pci_dev_put(dev); >> > > > > > - } >> > > > > > - pci_unlock_rescan_remove(); >> > > > > > - >> > > > > > + struct dpc_dev *dpc; >> > > > > > + struct pcie_device *pciedev; >> > > > > > + struct device *devdpc; >> > > > > > + u16 cap, ctl; >> > > > > > + >> > > > > > + /* >> > > > > > + * DPC disables the Link automatically in hardware, so it has >> > > > > > + * already been reset by the time we get here. >> > > > > > + */ >> > > > > > + >> > > > > > + devdpc = pcie_port_find_device(pdev, PCIE_PORT_SERVICE_DPC); >> > > > > > + pciedev = to_pcie_device(devdpc); >> > > > > > + dpc = get_service_data(pciedev); >> > > > > > + cap = dpc->cap_pos; >> > > > > > + >> > > > > > + /* >> > > > > > + * Waiting until the link is inactive, then clearing DPC >> > > > > > + * trigger status to allow the port to leave DPC. >> > > > > > + */ >> > > > > > dpc_wait_link_inactive(dpc); >> > > > > > + >> > > > > > if (dpc->rp_extensions && dpc_wait_rp_inactive(dpc)) >> > > > > > - return; >> > > > > > + return PCI_ERS_RESULT_DISCONNECT; >> > > > > > if (dpc->rp_extensions && dpc->rp_pio_status) { >> > > > > > pci_write_config_dword(pdev, cap + PCI_EXP_DPC_RP_PIO_STATUS, >> > > > > > dpc->rp_pio_status); >> > > > > > @@ -108,6 +110,17 @@ static void dpc_work(struct work_struct *work) >> > > > > > pci_read_config_word(pdev, cap + PCI_EXP_DPC_CTL, &ctl); >> > > > > > pci_write_config_word(pdev, cap + PCI_EXP_DPC_CTL, >> > > > > > ctl | PCI_EXP_DPC_CTL_INT_EN); >> > > > > > + >> > > > > > + return PCI_ERS_RESULT_RECOVERED; >> > > > > > +} >> > > > > > + >> > > > > > +static void dpc_work(struct work_struct *work) >> > > > > > +{ >> > > > > > + struct dpc_dev *dpc = container_of(work, struct dpc_dev, work); >> > > > > > + struct pci_dev *pdev = dpc->dev->port; >> > > > > > + >> > > > > > + /* From DPC point of view error is always FATAL. */ >> > > > > > + pcie_do_fatal_recovery(pdev, PCIE_PORT_SERVICE_DPC); >> > > > > > } >> > > > > > >> > > > > > static void dpc_process_rp_pio_error(struct dpc_dev *dpc) >> > > > > > @@ -288,6 +301,7 @@ static struct pcie_port_service_driver dpcdriver = { >> > > > > > .service = PCIE_PORT_SERVICE_DPC, >> > > > > > .probe = dpc_probe, >> > > > > > .remove = dpc_remove, >> > > > > > + .reset_link = dpc_reset_link, >> > > > > > }; >> > > > > > >> > > > > > static int __init dpc_service_init(void) >> > > > > > diff --git a/drivers/pci/pcie/err.c b/drivers/pci/pcie/err.c >> > > > > > index 33a16b1..29ff148 100644 >> > > > > > --- a/drivers/pci/pcie/err.c >> > > > > > +++ b/drivers/pci/pcie/err.c >> > > > > > @@ -185,7 +185,7 @@ static pci_ers_result_t default_reset_link(struct >> > > > > > pci_dev *dev) >> > > > > > return PCI_ERS_RESULT_RECOVERED; >> > > > > > } >> > > > > > >> > > > > > -static pci_ers_result_t reset_link(struct pci_dev *dev) >> > > > > > +static pci_ers_result_t reset_link(struct pci_dev *dev, u32 service) >> > > > > > { >> > > > > > struct pci_dev *udev; >> > > > > > pci_ers_result_t status; >> > > > > > @@ -200,7 +200,7 @@ static pci_ers_result_t reset_link(struct pci_dev >> > > > > > *dev) >> > > > > > } >> > > > > > >> > > > > > /* Use the aer driver of the component firstly */ >> > > > > > - driver = pcie_port_find_service(udev, PCIE_PORT_SERVICE_AER); >> > > > > > + driver = pcie_port_find_service(udev, service); >> > > > > > >> > > > > > if (driver && driver->reset_link) { >> > > > > > status = driver->reset_link(udev); >> > > > > > @@ -287,7 +287,7 @@ static pci_ers_result_t >> > > > > > broadcast_error_message(struct pci_dev *dev, >> > > > > > * followed by re-enumeration of devices. >> > > > > > */ >> > > > > > >> > > > > > -void pcie_do_fatal_recovery(struct pci_dev *dev) >> > > > > > +void pcie_do_fatal_recovery(struct pci_dev *dev, u32 service) >> > > > > > { >> > > > > > struct pci_dev *udev; >> > > > > > struct pci_bus *parent; >> > > > > > @@ -313,7 +313,7 @@ void pcie_do_fatal_recovery(struct pci_dev *dev) >> > > > > > pci_dev_put(pdev); >> > > > > > } >> > > > > > >> > > > > > - result = reset_link(udev); >> > > > > > + result = reset_link(udev, service); >> > > > > > >> > > > > > if (dev->hdr_type == PCI_HEADER_TYPE_BRIDGE) { >> > > > > > /* >> > > > > > diff --git a/include/linux/aer.h b/include/linux/aer.h >> > > > > > index 8f87bbe..0c506fe 100644 >> > > > > > --- a/include/linux/aer.h >> > > > > > +++ b/include/linux/aer.h >> > > > > > @@ -14,6 +14,7 @@ >> > > > > > #define AER_NONFATAL 0 >> > > > > > #define AER_FATAL 1 >> > > > > > #define AER_CORRECTABLE 2 >> > > > > > +#define DPC_FATAL 4 >> > > > >> > > > I think DPC_FATAL can be 3, since these values are not used as a bit >> > > > mask. >> > > > >> > > > > > struct pci_dev; >> > > > > >> > > > > >> > > > > Hi Bjorn, >> > > > > >> > > > > >> > > > > I have addressed all the comments, and I hope we are heading towards >> > > > > closure. >> > > > > >> > > > > I just figure that pcie_do_fatal_recovery (which is getting >> > > > > executed for >> > > > > DPC as well) >> > > > > >> > > > > if (result == PCI_ERS_RESULT_RECOVERED) { >> > > > > if (pcie_wait_for_link(udev, true)) >> > > > > pci_rescan_bus(udev->bus); >> > > > > pci_info(dev, "Device recovery successful\n"); >> > > > > } >> > > > > >> > > > > I have to correct it to >> > > > > >> > > > > if (service==AER && result == PCI_ERS_RESULT_RECOVERED) { >> > > > > if (pcie_wait_for_link(udev, true)) >> > > > > pci_rescan_bus(udev->bus); >> > > > > pci_info(dev, "Device recovery successful\n"); >> > > > > } >> > > > >> > > > This patch is mostly a restructuring of DPC and doesn't really change >> > > > its >> > > > behavior. DPC didn't previously call pcie_wait_for_link() or >> > > > pci_rescan_bus(), so I agree that adding the "service==AER" test will >> > > > help preserve the existing DPC behavior. >> > > > >> > > > However, the rescan should happen with DPC *somewhere* and we should >> > > > clarify where that is. Maybe for now we only need a comment about where >> > > > that happens. Ideally, we could eventually converge this so the same >> > > > mechanism is used for AER and DPC, so we wouldn't need a test like >> > > > "service=AER". >> > >> > Please still add a comment here about why the rescan behavior is >> > different. >> > >> > > I am sorry I pasted the wrong snippet. >> > > following needs to be fixed in v17. >> > > from: >> > > if (dev->hdr_type == PCI_HEADER_TYPE_BRIDGE) { >> > > /* >> > > * If the error is reported by a bridge, we think >> > > this error >> > > * is related to the downstream link of the bridge, >> > > so we >> > > * do error recovery on all subordinates of the bridge >> > > instead >> > > * of the bridge and clear the error status of the >> > > bridge. >> > > */ >> > > pci_walk_bus(dev->subordinate, report_resume, >> > > &result_data); >> > > pci_cleanup_aer_uncorrect_error_status(dev); >> > > } >> > > >> > > >> > > to >> > > >> > > if (service==AER && dev->hdr_type == PCI_HEADER_TYPE_BRIDGE) { >> > > /* >> > > * If the error is reported by a bridge, we think >> > > this error >> > > * is related to the downstream link of the bridge, >> > > so we >> > > * do error recovery on all subordinates of the bridge >> > > instead >> > > * of the bridge and clear the error status of the >> > > bridge. >> > > */ >> > > pci_walk_bus(dev->subordinate, report_resume, >> > > &result_data); >> > > pci_cleanup_aer_uncorrect_error_status(dev); >> > > } >> > > >> > > this is only needed in case of AER. >> > >> > Oh, I missed this before. It makes sense to clear the AER status >> > here, but why do we need to call report_resume()? We just called all >> > the driver .remove() methods and detached the drivers from the >> > devices. So I don't think report_resume() will do anything >> > ("dev->driver" should be NULL) except set the dev->error_state to >> > pci_channel_io_normal. We probably don't need that because we didn't >> > change error_state in this fatal error path. >> >> if you remember, the path ends up calling >> aer_error_resume >> >> the existing code ends up calling aer_error_resume as follows. >> >> do_recovery(pci_dev) >> broadcast_error_message(..., error_detected, ...) >> if (AER_FATAL) >> reset_link(pci_dev) >> udev = BRIDGE ? pci_dev : pci_dev->bus->self >> driver->reset_link(udev) >> aer_root_reset(udev) >> if (CAN_RECOVER) >> broadcast_error_message(..., mmio_enabled, ...) >> if (NEED_RESET) >> broadcast_error_message(..., slot_reset, ...) >> broadcast_error_message(dev, ..., report_resume, ...) >> if (BRIDGE) >> report_resume >> driver->resume >> pcie_portdrv_err_resume >> device_for_each_child(..., resume_iter) >> resume_iter >> driver->error_resume >> aer_error_resume >> pci_cleanup_aer_uncorrect_error_status(pci_dev) # only >> if >> BRIDGE >> pci_write_config_dword(PCI_ERR_UNCOR_STATUS) >> >> hence I think we have to call it in order to clear the root port >> PCI_ERR_UNCOR_STATUS and PCI_EXP_DEVSTA. >> makes sense ? > > I know I sent you the call graph above, so you would think I might > understand it, but you would be mistaken :) This still doesn't make > sense to me. > > I think your point is that we need to call aer_error_resume(). That > is the aerdriver.error_resume() method. The AER driver only binds to > root ports. > > This path: > > pcie_do_fatal_recovery > pci_walk_bus(dev->subordinate, report_resume, &result_data) > > calls report_resume() for every device on the dev->subordinate bus > (and for anything below those devices). There are no root ports on > that dev->subordinate bus, because root ports are always on a root > bus, never on a subordinate bus. > > So I don't see how report_resume() can ever get to aer_error_resume(). > Can you instrument that path and verify that it actually does get > there somehow? Then I being to wonder that aer_error_resume() gets ever called from anywhere ? because I was testing this with EP poit of view. another thing is aer_error_resume() does clear the things for RP, so it makes sense to call it in BRIDGE case. anyway let me go ahead and call this code to see what gets called. Regards, Oza.