Received: by 2002:ac0:a594:0:0:0:0:0 with SMTP id m20-v6csp2846485imm; Wed, 16 May 2018 22:00:33 -0700 (PDT) X-Google-Smtp-Source: AB8JxZo6rHi4230Q8+S/vkrSDMAOpJ7B9SRsEPEPtCzR6PIfKv9xx0SVVxcPJxmE/t9k4OmJyN2m X-Received: by 2002:a63:ad09:: with SMTP id g9-v6mr2938700pgf.74.1526533233230; Wed, 16 May 2018 22:00:33 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1526533233; cv=none; d=google.com; s=arc-20160816; b=SO1ELaQ6AUtBV/hM7LvY3jYftt/e41ZSO1xbmF20dRKdqUW+90OXVzxr4XkN781RFS A7Vovlzh4n/bnTAyW6WoM+4gpKpaCmbK0HsKOcqmm9DFAxh3t6kYFSDZtZOmtmHOzgda hJXkovIYDj5LWVImWSlluDEGrzbeLVynHpVlGNw6eNvcgOVMhmx8FEsf5cR4/+let+gg fHx/1KqQhsNixDST5vHYKOMQGs3JgjTi16Fm7uF8vDPJtXOUExZwRviLrdAB+XxOroCH 5YQp2wrJ8qVCgL2EIQvJobPqVFGSowelGhY2B6RFU81cNimjXpSMLMXShnvVfp3iu46d VkhQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=NW2x8CzeTscHaAqdYuRQiMUHo9OHqEA8QD3Z6Lr1HS8=; b=Yln7tUOqLdaS1U21gOyy+UrL7zYMKch5vuarkLD6Nyj9jafDC9LXjKubxwvA2whi8D yAwN8wcLw0TBfKVciK/NT7ly+m4SvmMPVDPIrDevgr39DImj5OIEyECrbF/WgLrWDRUe /CFbZal4/A/eFRkTeghQbaRob0IT2N7ybfXBue6EfcgwBxL+o/avw88avgFja7j+X2pn Nld3IC8Z7Tidl+3KbUDkUy6dPIEI+nfWtuQ2zQlJgtuaCUhlaRpmH8rNyfG23YhFMkO/ kC8osohu1a5t1KQwQORBjsseqoA3CEnjhexpnUyfPyUlcCUV1Nc1JdIiXcEgUBEJzeK9 D1sA== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@goldelico.com header.s=strato-dkim-0002 header.b=k0y/E50f; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id x1-v6si4212170plb.8.2018.05.16.22.00.19; Wed, 16 May 2018 22:00:33 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=fail header.i=@goldelico.com header.s=strato-dkim-0002 header.b=k0y/E50f; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751798AbeEQFAJ (ORCPT + 99 others); Thu, 17 May 2018 01:00:09 -0400 Received: from mo4-p02-ob.smtp.rzone.de ([85.215.255.82]:32461 "EHLO mo4-p02-ob.smtp.rzone.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751457AbeEQFAD (ORCPT ); Thu, 17 May 2018 01:00:03 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; t=1526533201; s=strato-dkim-0002; d=goldelico.com; h=References:In-Reply-To:References:In-Reply-To:Message-Id:Date: Subject:Cc:To:From:X-RZG-CLASS-ID:X-RZG-AUTH:From:Subject:Sender; bh=NW2x8CzeTscHaAqdYuRQiMUHo9OHqEA8QD3Z6Lr1HS8=; b=k0y/E50fLg7AFxD/v/AUe+Qxsy+fGcDVvboK6IYkU/ITsA2HGMDEP6tsP/CMxEVdlt MFwoCKZTRUsoiIVIdQNldnkCD9rwjlzYV4NtKvC8taSztLBX25ZS/qF/phH6/R8QFdZM VAPyWDpjEqEO1jCZl3po9AkKHKUQ5h0F+52J1Wkkn6ZUhloKRHa1sNSQIwTdDhqKwGcj 7xFZwpTuWD9qCvYE1T2mBZ6EnZlUW5bi2j0ZZldIcqAvpdZvAkQl8e+uvjkoIhBrU3yc JaM2sebzcPMiAaci3OdnQ4UO5KL/5NsHcAeSnl/RlXJLbtXvpHPlf3Tv1BXRSGXJh5fW +odA== X-RZG-AUTH: ":JGIXVUS7cutRB/49FwqZ7WcJeFKiMhflhwDubTJ9o12DNO4Ij0Nfyq4rHQ==" X-RZG-CLASS-ID: mo00 Received: from iMac.fritz.box by smtp.strato.de (RZmta 43.8 DYNA|AUTH) with ESMTPSA id D0a232u4H4xqkl5 (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (curve secp521r1 with 521 ECDH bits, eq. 15360 bits RSA)) (Client did not present a certificate); Thu, 17 May 2018 06:59:52 +0200 (CEST) From: "H. Nikolaus Schaller" To: galak@codeaurora.org, andy.shevchenko@gmail.com, Rob Herring , Pawel Moll , Mark Rutland , Ian Campbell , Linus Walleij , Alexandre Courbot Cc: devicetree@vger.kernel.org, linux-gpio@vger.kernel.org, linux-kernel@vger.kernel.org, letux-kernel@openphoenux.org, kernel@pyra-handheld.com, "H. Nikolaus Schaller" Subject: [PATCH v7 3/3] gpio: pca953x: fix address calculation for pcal6524 Date: Thu, 17 May 2018 06:59:49 +0200 Message-Id: X-Mailer: git-send-email 2.12.2 In-Reply-To: References: In-Reply-To: References: MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The register constants are so far defined in a way that they fit for the pcal9555a when shifted by the number of banks, i.e. are multiplied by 2 in the accessor function. Now, the pcal6524 has 3 banks which means the relative offset is multiplied by 4 for the standard registers. Simply applying the bit shift to the extended registers gives a wrong result, since the base offset is already included in the offset. Therefore, we have to add code to the 24 bit accessor functions that adjusts the register number for these exended registers. The formula finally used was developed and proposed by Andy Shevchenko . Suggested-by: Andy Shevchenko Signed-off-by: H. Nikolaus Schaller --- drivers/gpio/gpio-pca953x.c | 8 ++++++-- 1 file changed, 6 insertions(+), 2 deletions(-) diff --git a/drivers/gpio/gpio-pca953x.c b/drivers/gpio/gpio-pca953x.c index c682921d7019..4ad553f4e41f 100644 --- a/drivers/gpio/gpio-pca953x.c +++ b/drivers/gpio/gpio-pca953x.c @@ -222,9 +222,11 @@ static int pca957x_write_regs_16(struct pca953x_chip *chip, int reg, u8 *val) static int pca953x_write_regs_24(struct pca953x_chip *chip, int reg, u8 *val) { int bank_shift = fls((chip->gpio_chip.ngpio - 1) / BANK_SZ); + int addr = (reg & PCAL_GPIO_MASK) << bank_shift; + int pinctrl = (reg & PCAL_PINCTRL_MASK) << 1; return i2c_smbus_write_i2c_block_data(chip->client, - (reg << bank_shift) | REG_ADDR_AI, + pinctrl | addr | REG_ADDR_AI, NBANK(chip), val); } @@ -264,9 +266,11 @@ static int pca953x_read_regs_16(struct pca953x_chip *chip, int reg, u8 *val) static int pca953x_read_regs_24(struct pca953x_chip *chip, int reg, u8 *val) { int bank_shift = fls((chip->gpio_chip.ngpio - 1) / BANK_SZ); + int addr = (reg & PCAL_GPIO_MASK) << bank_shift; + int pinctrl = (reg & PCAL_PINCTRL_MASK) << 1; return i2c_smbus_read_i2c_block_data(chip->client, - (reg << bank_shift) | REG_ADDR_AI, + pinctrl | addr | REG_ADDR_AI, NBANK(chip), val); } -- 2.12.2