Received: by 2002:ac0:a594:0:0:0:0:0 with SMTP id m20-v6csp2948728imm; Thu, 17 May 2018 00:20:22 -0700 (PDT) X-Google-Smtp-Source: AB8JxZq0UPcpnkyySEhLOfAsi2N1CvllJvGPyiLNd+CZ4oWHj7PY4CG/UxE2uMKzb4+cp3hBgHE+ X-Received: by 2002:a17:902:aa03:: with SMTP id be3-v6mr4141942plb.61.1526541622721; Thu, 17 May 2018 00:20:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1526541622; cv=none; d=google.com; s=arc-20160816; b=e55rq+kJ6n09Llq23xyna2T/wM+/INtlIByc6IA2Lhu2ZJL8q7A6oMYMMxLw1Hlw6p QZpDmvDaOevWX7qekIscWd+KMXN+kc9kTQpC0fpuckc7d2e/0t7qE6E2Qy6Pi+6nBMRM yYsRpJ/3+7zdD0MCQI8Rt6dFmmzQnyMnW2uRu57FRzhCF2vEvzAPYRN8JTh1mixJgFMG C5C5m3l5HnY7ARdWn3psE8VIHmSOrHhAbZQF14yPp6Q3nDRVgw0RzmQNTScIsFC2btcG NX1HGalBIIt40prJOh8ooV8agwqK+GFPX29BjGvpGp1BxEUw5/XxTady9z6rQD2+Hsqw iUrw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-language:thread-index :content-transfer-encoding:mime-version:message-id:date:subject :in-reply-to:references:cc:to:from:dmarc-filter:dkim-signature :dkim-signature:arc-authentication-results; bh=03IS9bNzRNE8Wqas8ToW7xVOsTpQ4GGt8AJKyyzhyTo=; b=shhvXJs3qaVsK1TJsUXLzu76KeF9Yu3obwOYDf/53nZzahWEnA0o0t7297yVDuOM7P Nbv5Xt6Hcm8QL/pUhakonGyXTWLl4hcrEQQpg7l07SSiB0ey3Le2IfFMR2CJ4I0R+l6n rrMXZbpwnLsWjptxxShpQaytcqKA4iHtJOWtosvnwVrcDAA5hom2NERFTy5RbbTIkXWg KmlGn19tDZh8IqXOTZj4Nwv6Y8uIBHAT6uWhijM7rFhWJ9wj1cp8Sr+JSNWSH7gqOwWi Ka2GLCu4J7HPt580Y0l5d9A2Dlg+uyaHYEPWTPTmIvS3I87l2Gl3gE7rjbhpVvtzgQBD s54w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=n7o6In4u; dkim=pass header.i=@codeaurora.org header.s=default header.b=BEntJqRy; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id a98-v6si4462294pla.239.2018.05.17.00.20.08; Thu, 17 May 2018 00:20:22 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=n7o6In4u; dkim=pass header.i=@codeaurora.org header.s=default header.b=BEntJqRy; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752073AbeEQHTv (ORCPT + 99 others); Thu, 17 May 2018 03:19:51 -0400 Received: from smtp.codeaurora.org ([198.145.29.96]:48468 "EHLO smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751179AbeEQHTs (ORCPT ); Thu, 17 May 2018 03:19:48 -0400 Received: by smtp.codeaurora.org (Postfix, from userid 1000) id B949960C55; Thu, 17 May 2018 07:19:47 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1526541587; bh=gAYha46s1e1+ZQQJRrRwC0rdfwDRLewG8gBQn2/Tmbo=; h=From:To:Cc:References:In-Reply-To:Subject:Date:From; b=n7o6In4uXRWQ96JAl1rKlPb5It4P8W4S+wS2SK/GgJdhrFem1l896nrk+KZ6YWFmR dQahNvQWwDl4m/TGrQuOxRRN9t/HgtBON/SAXYbyy0goZz/wNa+G6TmV2HiJRlVCxq c15fCrZmoOX7Vpf42J44Ntt1oKYE2RNupY/WRS/M= X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on pdx-caf-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.8 required=2.0 tests=ALL_TRUSTED,BAYES_00, DKIM_SIGNED,T_DKIM_INVALID autolearn=no autolearn_force=no version=3.4.0 Received: from ilial (unknown [185.23.60.4]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) (Authenticated sender: ilialin@codeaurora.org) by smtp.codeaurora.org (Postfix) with ESMTPSA id 0B8ED60558; Thu, 17 May 2018 07:19:29 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1526541575; bh=gAYha46s1e1+ZQQJRrRwC0rdfwDRLewG8gBQn2/Tmbo=; h=From:To:Cc:References:In-Reply-To:Subject:Date:From; b=BEntJqRyzo0iqBr7s6+dQAwUzpMHFR9Q93k0Aa9jYjHO5vuY/p1F1w/1m4+/sMJL4 y7EJoegdqVFBOA0ZPjguX6V+Z9fLniqPGbxIhMmpwDoQa7h18KAd1O1CpvLkHj8jvI VIKDs7KZZKJm1GyhoGP/BOQUjHNqmIuBvy81XHrM= DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org 0B8ED60558 Authentication-Results: pdx-caf-mail.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: pdx-caf-mail.web.codeaurora.org; spf=none smtp.mailfrom=ilialin@codeaurora.org From: To: "'Amit Kucheria'" Cc: "'Michael Turquette'" , , "'Rob Herring'" , "'Mark Rutland'" , "'Viresh Kumar'" , , , , "'Andy Gross'" , "'David Brown'" , , , "'Rafael J. Wysocki'" , , , "'LKML'" , "'Linux PM list'" , , , "'lakml'" , "'Rajendra Nayak'" , , , References: <1526375616-16904-1-git-send-email-ilialin@codeaurora.org> <1526375616-16904-13-git-send-email-ilialin@codeaurora.org> In-Reply-To: Subject: RE: [PATCH v7 12/14] cpufreq: Add Kryo CPU scaling driver Date: Thu, 17 May 2018 10:19:27 +0300 Message-ID: <017101d3edaf$68653800$392fa800$@codeaurora.org> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable X-Mailer: Microsoft Outlook 16.0 Thread-Index: AQGnp1nyG6UZbI+UZ9yYhcbjWitfQAKeDSLwAZ7sm4mkaiejoA== Content-Language: en-us Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org > -----Original Message----- > From: amit.kucheria@verdurent.com On > Behalf Of Amit Kucheria > Sent: Wednesday, May 16, 2018 16:13 > To: Ilia Lin > Cc: Michael Turquette ; sboyd@kernel.org; Rob > Herring ; Mark Rutland ; Viresh > Kumar ; nm@ti.com; lgirdwood@gmail.com; > broonie@kernel.org; Andy Gross ; David Brown > ; catalin.marinas@arm.com; > will.deacon@arm.com; Rafael J. Wysocki ; linux- > clk@vger.kernel.org; devicetree@vger.kernel.org; LKML kernel@vger.kernel.org>; Linux PM list ; = linux- > arm-msm@vger.kernel.org; linux-soc@vger.kernel.org; lakml kernel@lists.infradead.org>; Rajendra Nayak ; > nicolas.dechesne@linaro.org; celster@codeaurora.org; > tfinkel@codeaurora.org > Subject: Re: [PATCH v7 12/14] cpufreq: Add Kryo CPU scaling driver >=20 > On Tue, May 15, 2018 at 12:13 PM, Ilia Lin = wrote: > > In Certain QCOM SoCs like apq8096 and msm8996 that have KRYO > > processors, the CPU ferequencies subset and voltage value of each = OPP > > varies >=20 > s/ferequencies/frequency >=20 > > based on the silicon variant in use. Qualcomm Process Voltage = Scaling > > Tables defines the voltage and frequency value based on the msm-id = in > > SMEM and speedbin blown in the efuse combination. > > The qcom-cpufreq-kryo driver reads the msm-id and efuse value from = the > > SoC to provide the OPP framework with required information. > > This is used to determine the voltage and frequency value for each = OPP > > of > > operating-points-v2 table when it is parsed by the OPP framework. > > > > Signed-off-by: Ilia Lin > > --- > > drivers/cpufreq/Kconfig.arm | 11 +++ > > drivers/cpufreq/Makefile | 1 + > > drivers/cpufreq/cpufreq-dt-platdev.c | 3 + > > drivers/cpufreq/qcom-cpufreq-kryo.c | 150 > > +++++++++++++++++++++++++++++++++++ > > 4 files changed, 165 insertions(+) > > create mode 100644 drivers/cpufreq/qcom-cpufreq-kryo.c > > > > diff --git a/drivers/cpufreq/Kconfig.arm = b/drivers/cpufreq/Kconfig.arm > > index de55c7d..5c16f05 100644 > > --- a/drivers/cpufreq/Kconfig.arm > > +++ b/drivers/cpufreq/Kconfig.arm > > @@ -124,6 +124,17 @@ config ARM_OMAP2PLUS_CPUFREQ > > depends on ARCH_OMAP2PLUS > > default ARCH_OMAP2PLUS > > > > +config ARM_QCOM_CPUFREQ_KRYO > > + bool "Qualcomm Technologies, Inc. Kryo based CPUFreq" >=20 > "Qualcomm Kryo CPUFreq support" should be enough. Kconfig isn't the = place > for Trademark compliance :-) This is mandatory requirement of the QTIs legal. >=20 > > + depends on QCOM_QFPROM > > + depends on QCOM_SMEM > > + select PM_OPP > > + help > > + This adds the CPUFreq driver for > > + Qualcomm Technologies, Inc. Kryo SoC based boards. > > + > > + If in doubt, say N. > > + > > config ARM_S3C_CPUFREQ > > bool > > help > > diff --git a/drivers/cpufreq/Makefile b/drivers/cpufreq/Makefile = index > > 8d24ade..fb4a2ec 100644 > > --- a/drivers/cpufreq/Makefile > > +++ b/drivers/cpufreq/Makefile > > @@ -65,6 +65,7 @@ obj-$(CONFIG_MACH_MVEBU_V7) +=3D mvebu- > cpufreq.o > > obj-$(CONFIG_ARM_OMAP2PLUS_CPUFREQ) +=3D omap-cpufreq.o > > obj-$(CONFIG_ARM_PXA2xx_CPUFREQ) +=3D pxa2xx-cpufreq.o > > obj-$(CONFIG_PXA3xx) +=3D pxa3xx-cpufreq.o > > +obj-$(CONFIG_ARM_QCOM_CPUFREQ_KRYO) +=3D qcom-cpufreq-kryo.o > > obj-$(CONFIG_ARM_S3C2410_CPUFREQ) +=3D s3c2410-cpufreq.o > > obj-$(CONFIG_ARM_S3C2412_CPUFREQ) +=3D s3c2412-cpufreq.o > > obj-$(CONFIG_ARM_S3C2416_CPUFREQ) +=3D s3c2416-cpufreq.o > > diff --git a/drivers/cpufreq/cpufreq-dt-platdev.c > > b/drivers/cpufreq/cpufreq-dt-platdev.c > > index 3b585e4..77d6ab8 100644 > > --- a/drivers/cpufreq/cpufreq-dt-platdev.c > > +++ b/drivers/cpufreq/cpufreq-dt-platdev.c > > @@ -118,6 +118,9 @@ > > > > { .compatible =3D "nvidia,tegra124", }, > > > > + { .compatible =3D "qcom,apq8096", }, > > + { .compatible =3D "qcom,msm8996", }, > > + > > { .compatible =3D "st,stih407", }, > > { .compatible =3D "st,stih410", }, > > > > diff --git a/drivers/cpufreq/qcom-cpufreq-kryo.c > > b/drivers/cpufreq/qcom-cpufreq-kryo.c > > new file mode 100644 > > index 0000000..10d7236 > > --- /dev/null > > +++ b/drivers/cpufreq/qcom-cpufreq-kryo.c > > @@ -0,0 +1,150 @@ > > +// SPDX-License-Identifier: GPL-2.0 > > +/* >=20 > Stray space here. >=20 > > + * Copyright (c) 2018, The Linux Foundation. All rights reserved. > > + * > > + * This program is free software; you can redistribute it and/or > > + modify > > + * it under the terms of the GNU General Public License version 2 = and > > + * only version 2 as published by the Free Software Foundation. > > + * > > + * This program is distributed in the hope that it will be useful, > > + * but WITHOUT ANY WARRANTY; without even the implied warranty of > > + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the > > + * GNU General Public License for more details. > > + */ > > + > > +#include > > +#include > > +#include > > +#include > > +#include > > +#include > > +#include > > +#include > > +#include > > +#include > > +#include > > + > > +#define MSM_ID_SMEM 137 > > +#define SILVER_LEAD 0 > > +#define GOLD_LEAD 2 > > + > > +enum _msm_id { > > + MSM8996V3 =3D 0xF6ul, > > + APQ8096V3 =3D 0x123ul, > > + MSM8996SG =3D 0x131ul, > > + APQ8096SG =3D 0x138ul, > > +}; > > + > > +enum _msm8996_version { > > + MSM8996_V3, > > + MSM8996_SG, > > + NUM_OF_MSM8996_VERSIONS, > > +}; > > + > > +static enum _msm8996_version __init > > +qcom_cpufreq_kryo_get_msm_id(void) > > +{ > > + size_t len; > > + u32 *msm_id; > > + enum _msm8996_version version; > > + > > + msm_id =3D qcom_smem_get(QCOM_SMEM_HOST_ANY, > MSM_ID_SMEM, &len); > > + /* The first 4 bytes are format, next to them is the actual = msm-id */ > > + msm_id++; > > + > > + switch ((enum _msm_id)*msm_id) { > > + case MSM8996V3: > > + case APQ8096V3: > > + version =3D MSM8996_V3; > > + break; > > + case MSM8996SG: > > + case APQ8096SG: > > + version =3D MSM8996_SG; > > + break; > > + default: > > + version =3D NUM_OF_MSM8996_VERSIONS; > > + } > > + > > + return version; > > +} > > + > > +static int __init qcom_cpufreq_kryo_driver_init(void) > > +{ > > + size_t len; > > + int ret; > > + u32 versions; > > + enum _msm8996_version msm8996_version; > > + u8 *speedbin; > > + struct device *cpu_dev; > > + struct device_node *np; > > + struct nvmem_cell *speedbin_nvmem; > > + struct opp_table *opp_temp =3D NULL; > > + > > + cpu_dev =3D get_cpu_device(SILVER_LEAD); > > + if (IS_ERR_OR_NULL(cpu_dev)) > > + return PTR_ERR(cpu_dev); > > + > > + msm8996_version =3D qcom_cpufreq_kryo_get_msm_id(); > > + if (NUM_OF_MSM8996_VERSIONS =3D=3D msm8996_version) { > > + dev_err(cpu_dev, "Not Snapdragon 820/821!"); > > + return -ENODEV; > > + } >=20 > Use tab instead of spaces. >=20 > > + > > + np =3D dev_pm_opp_of_get_opp_desc_node(cpu_dev); > > + if (IS_ERR_OR_NULL(np)) > > + return PTR_ERR(np); > > + > > + if (!of_device_is_compatible(np, = "operating-points-v2-kryo-cpu")) { > > + ret =3D -ENOENT; > > + goto free_np; > > + } > > + > > + speedbin_nvmem =3D of_nvmem_cell_get(np, NULL); > > + if (IS_ERR(speedbin_nvmem)) { > > + ret =3D PTR_ERR(speedbin_nvmem); > > + dev_err(cpu_dev, "Could not get nvmem cell: %d\n", = ret); > > + goto free_np; > > + } > > + > > + speedbin =3D nvmem_cell_read(speedbin_nvmem, &len); > > + > > + switch (msm8996_version) { > > + case MSM8996_V3: > > + versions =3D 1 << (unsigned int)(*speedbin); > > + break; > > + case MSM8996_SG: > > + versions =3D 1 << ((unsigned int)(*speedbin) + 4); > > + break; > > + default: > > + BUG(); > > + break; > > + } > > + > > + ret =3D PTR_ERR_OR_ZERO(opp_temp =3D > > + = dev_pm_opp_set_supported_hw(cpu_dev,&versions,1)); > > + if (0 > ret) >=20 > Any particular reason to prefer this over (ret < 0) that is generally = used? I've > seen it used to avoid the =3D=3D vs. =3D typos, but not for other = comparisons. >=20 > Suggest sticking to what is commonly used i.e. ret < 0. >=20 > > + goto free_opp; > > + > > + cpu_dev =3D get_cpu_device(GOLD_LEAD); >=20 > Error check cpu_dev here? >=20 > > + ret =3D PTR_ERR_OR_ZERO(opp_temp =3D > > + = dev_pm_opp_set_supported_hw(cpu_dev,&versions,1)); > > + if (0 > ret) > > + goto free_opp; > > + > > + > > + ret =3D = PTR_ERR_OR_ZERO(platform_device_register_simple("cpufreq- > dt", > > + -1, > > + NULL, 0)); > > + > > + if (0 =3D=3D ret) > > + return 0; > > + > > +free_opp: > > + dev_pm_opp_put_supported_hw(opp_temp); >=20 > This is not needed because dev_pm_opp_set_supported_hw will free > memory in case of failure. This call in only needed in case of a = successful get. >=20 > > + > > +free_np: > > + of_node_put(np); > > + return ret; >=20 >=20 > Suggest something like this instead: >=20 > . > . >=20 > opp_temp =3D dev_pm_opp_set_supported_hw(cpu_dev,&versions,1)); > if (IS_ERR(opp_temp)) { > dev_err(cpu_dev, "Failed to set supported hardware\n"); > ret =3D PTR_ERR(opp_temp); > goto free_np; > } >=20 > cpu_dev =3D get_cpu_device(GOLD_LEAD); >=20 > opp_temp =3D dev_pm_opp_set_supported_hw(cpu_dev,&versions,1)); > if (IS_ERR(opp_temp)) { > dev_err(cpu_dev, "Failed to set supported hardware\n"); > ret =3D PTR_ERR(opp_temp); > goto free_np; > } >=20 > ret =3D platform_device_register_simple("cpufreq-dt", -1, NULL, 0)); >=20 > if (!IS_ERR_OR_NULL(ret)) > goto out; >=20 > free_np: > of_node_put(np); > out: > return ret; >=20 > > +} > > +late_initcall(qcom_cpufreq_kryo_driver_init); > > + > > +MODULE_DESCRIPTION("Qualcomm Technologies, Inc. Kryo CPUfreq > > +driver"); MODULE_LICENSE("GPL v2"); > > -- > > 1.9.1 > >