Received: by 2002:ac0:a594:0:0:0:0:0 with SMTP id m20-v6csp3155925imm; Thu, 17 May 2018 04:25:56 -0700 (PDT) X-Google-Smtp-Source: AB8JxZr6+DdtlFDb5CKp4360Sm/xBJLM/I2XbUDP77meqX8v1l1k8e78D0NziGaSv9p1bXYR8VC8 X-Received: by 2002:a62:6883:: with SMTP id d125-v6mr4874027pfc.26.1526556356158; Thu, 17 May 2018 04:25:56 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1526556356; cv=none; d=google.com; s=arc-20160816; b=b3ZimBzSCSKNGDLERft7UO9Fx/DFZX0uIFmjn9QwEItLkG8J4XXz+vGlMyR0m0X2nq u7ptgZp/l1bDFgnOy+pbJtrpjVyr6uw8el+7yHhBFFQyvJOCiNw2OoGCyq8XCEK3onTC xGkLaRpbruiUCNpYMzYudbDJY2ub7QuOEDr7e/FLUkgGK03IdPdrhfVQkCw4xYfVAFa9 zbUm/umiW0OIWRL6p6lhHnW54jmoqoT6vIlXlbRAcXVvNsJEDnK2eAGmPSgNEwvg0izz LiLyxLkY4jSVyZFVthP5fvGxIqvEL4bczd2gfguWK0eMTP4VObkezNXczTaanC4uDwcK KIPA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dmarc-filter:dkim-signature:dkim-signature :arc-authentication-results; bh=E9LDvltWo7ER1jdrjLd9eRuBHnpxQAmemKcEpvoiCas=; b=zdJ3HrR/1+CUaidEhO06g5KP7zY6HZFszhFqSl0bwvpeuMP9oBr8CHVdJCS4WjS5PY A+a7B7HHFPbHu7Tactt4E/Gs3NS1kLMOFXYikgwBB/k3fgcVDmNP2TNCx2ZaWXqnNqiN fgj31DObaoMV+LSVyQIL9qxkTtkbKQdCNvYkbyrDIWJzJ8tHr35ubxgGDTgh9/oha6+h CcD7AqnVEyPVUcQRbxK/dK9Ox39FFBKA1IWf/nsfWWFC4BVX+GqX2QzyD+Qxpm1qTu0o +fldVH0yM5zjvwS2qGlBkG3LcmYt4/chu9gKU368ySzq+cMvQ/8PtrafzOe47xfX3loN +tPA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=UmWwTSBb; dkim=pass header.i=@codeaurora.org header.s=default header.b=Hw2dKRwy; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id a24-v6si3870208pgw.101.2018.05.17.04.25.41; Thu, 17 May 2018 04:25:56 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=UmWwTSBb; dkim=pass header.i=@codeaurora.org header.s=default header.b=Hw2dKRwy; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751734AbeEQLT1 (ORCPT + 99 others); Thu, 17 May 2018 07:19:27 -0400 Received: from smtp.codeaurora.org ([198.145.29.96]:33602 "EHLO smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1750938AbeEQLTY (ORCPT ); Thu, 17 May 2018 07:19:24 -0400 Received: by smtp.codeaurora.org (Postfix, from userid 1000) id 1F785609D1; Thu, 17 May 2018 11:19:23 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1526555964; bh=MsFBSVU1Tav4vuLoxPbzC5uT6Im9VbztVivbexF2qXE=; h=From:To:Cc:Subject:Date:From; b=UmWwTSBb1mMCTYfEc1bV0QI6G9mGNFDncCWGCah9hNyHtiT99aAv+t/5SbS9h8yLm DttsT8wFba0AmMhwR5iSX0ZNfvgpVQcgdBiwluGl1JiSMyXhE5vqF6ihv56f4D4sqa Srkh2OTqxv1YCimayuHchp7m4UY0La0NLkG06XII= X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on pdx-caf-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.8 required=2.0 tests=ALL_TRUSTED,BAYES_00, DKIM_SIGNED,T_DKIM_INVALID autolearn=no autolearn_force=no version=3.4.0 Received: from lx-ilial.mea.qualcomm.com (unknown [185.23.60.4]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: ilialin@smtp.codeaurora.org) by smtp.codeaurora.org (Postfix) with ESMTPSA id 4031960881; Thu, 17 May 2018 11:19:17 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1526555962; bh=MsFBSVU1Tav4vuLoxPbzC5uT6Im9VbztVivbexF2qXE=; h=From:To:Cc:Subject:Date:From; b=Hw2dKRwymJitRDuhTUrRHrHUqZEY3o2AaLM9t5nnhFrOy1/1TmaFZw9qMBeU0gQZq gOg/E9JmzhGwwLz0r09eUyo/vLdgQvb/ykExYbb/GSzYCImf2ZAm43NKMi+rYghZFy YRxQBdEhMChy9W6R/f38fmYElnMWnO6SPBoS+Jm8= DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org 4031960881 Authentication-Results: pdx-caf-mail.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: pdx-caf-mail.web.codeaurora.org; spf=none smtp.mailfrom=ilialin@codeaurora.org From: Ilia Lin To: mturquette@baylibre.com, sboyd@kernel.org, robh@kernel.org, mark.rutland@arm.com, viresh.kumar@linaro.org, nm@ti.com, lgirdwood@gmail.com, broonie@kernel.org, andy.gross@linaro.org, david.brown@linaro.org, catalin.marinas@arm.com, will.deacon@arm.com, rjw@rjwysocki.net, linux-clk@vger.kernel.org Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-soc@vger.kernel.org, linux-arm-kernel@lists.infradead.org, rnayak@codeaurora.org, ilialin@codeaurora.org, amit.kucheria@linaro.org, nicolas.dechesne@linaro.org, celster@codeaurora.org, tfinkel@codeaurora.org Subject: [PATCH v8 00/15] CPU scaling support for msm8996 Date: Thu, 17 May 2018 14:19:00 +0300 Message-Id: <1526555955-29960-1-git-send-email-ilialin@codeaurora.org> X-Mailer: git-send-email 1.9.1 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org [v8] * Reordered the patch series into 4 groups * Addressed comments from Amit about the comments and commit messages * Addressed comments from Amit and Viresh about the resourses deallocation [v7] * Addressed comments from Viresh about resourses deallocation and DT compatible [v6] * Addressed comments from Viresh about: ** Comments style ** Kconfig bool instead of tristate ** DT and documentation style ** Resourses deallocation on an error ** Typos [v5] * Rebased * Addressed comments from Bjorn about SPDX style, functions and parameters naming * Addressed comments from Viresh DT properties and style, comments style, resourses deallocation, documentation placement * Addressed comments from Sricharan about unnessesary include * Addressed comments from Nicolas * Addressed comments from Rob about the commit messages and acks * Addressed comments from Mark [v4] * Adressed all comments from Stephen * Added CPU regulator support * Added qcom-cpufreq-kryo driver [v3] * Rebased on top of the latest PLL driver changes * Addressed comment from Rob Herring for bindings [v2] * Addressed comments from Rob Herring for bindings * Addressed comments from Mark Rutland for memory barrier * Addressed comments from Julien Thierry for clock reenabling condition * Tuned the HW configuration for clock frequencies below 600MHz The series contains 4 groups of patches, which can be merged in the chain order, while each group depends on all the previous groups. (However, Only SOC, or SOC and Clocks, or SOC and Clocks and Cpufreq will work) SOC (1/15): Extracts the kryo l2 accessors driver from the QCOM PMU driver Clocks (2/15-9/15): This series adds support for the CPU clocks on msm8996 devices. The driver uses the existing PLL drivers and is required to control the CPU frequency scaling on the MSM8996. Cpufreq (10/15-12/15): The qcom-cpufreq-kryo driver is aimed to support different SOC versions. The driver reads eFuse information and chooses the required OPP subset by passing the OPP supported-hw parameter. Regulators (13/15-15/15): Added SAW regulator support to the SPMI regulator driver. The SAW regulators will be controlled through special CPU registers instead of direct SPMI accesses. Ilia Lin (13): soc: qcom: Separate kryo l2 accessors from PMU driver clk: Use devm_ in the register fixed factor clock clk: qcom: Add CPU clock driver for msm8996 dt-bindings: clk: qcom: Add bindings for CPU clock for msm8996 clk: qcom: cpu-8996: Add support to switch below 600Mhz clk: qcom: Add ACD path to CPU clock driver for msm8996 dt: qcom: Add opp and thermal to the msm8996 cpufreq: Add Kryo CPU scaling driver dt-bindings: cpufreq: Document operating-points-v2-kryo-cpu dt: qcom: Add qcom-cpufreq-kryo driver configuration regulator: qcom_spmi: Add support for SAW dt-bindings: qcom_spmi: Document SAW support dt: qcom: Add SAW regulator for 8x96 CPUs Rajendra Nayak (2): clk: qcom: Make clk_alpha_pll_configure available to modules clk: qcom: cpu-8996: Add support to switch to alternate PLL .../devicetree/bindings/clock/qcom,kryocc.txt | 17 + .../devicetree/bindings/opp/kryo-cpufreq.txt | 680 +++++++++++++++++++++ .../bindings/regulator/qcom,spmi-regulator.txt | 45 ++ arch/arm64/boot/dts/qcom/apq8096-db820c.dts | 2 +- arch/arm64/boot/dts/qcom/msm8996.dtsi | 665 +++++++++++++++++++- drivers/clk/clk-fixed-factor.c | 2 +- drivers/clk/qcom/Kconfig | 9 + drivers/clk/qcom/Makefile | 1 + drivers/clk/qcom/clk-alpha-pll.c | 1 + drivers/clk/qcom/clk-alpha-pll.h | 6 + drivers/clk/qcom/clk-cpu-8996.c | 510 ++++++++++++++++ drivers/cpufreq/Kconfig.arm | 10 + drivers/cpufreq/Makefile | 1 + drivers/cpufreq/cpufreq-dt-platdev.c | 3 + drivers/cpufreq/qcom-cpufreq-kryo.c | 166 +++++ drivers/perf/Kconfig | 1 + drivers/perf/qcom_l2_pmu.c | 90 +-- drivers/regulator/qcom_spmi-regulator.c | 133 +++- drivers/soc/qcom/Kconfig | 3 + drivers/soc/qcom/Makefile | 1 + drivers/soc/qcom/kryo-l2-accessors.c | 56 ++ include/soc/qcom/kryo-l2-accessors.h | 12 + 22 files changed, 2324 insertions(+), 90 deletions(-) create mode 100644 Documentation/devicetree/bindings/clock/qcom,kryocc.txt create mode 100644 Documentation/devicetree/bindings/opp/kryo-cpufreq.txt create mode 100644 drivers/clk/qcom/clk-cpu-8996.c create mode 100644 drivers/cpufreq/qcom-cpufreq-kryo.c create mode 100644 drivers/soc/qcom/kryo-l2-accessors.c create mode 100644 include/soc/qcom/kryo-l2-accessors.h -- 1.9.1