Received: by 2002:ac0:a594:0:0:0:0:0 with SMTP id m20-v6csp3352979imm; Thu, 17 May 2018 07:28:58 -0700 (PDT) X-Google-Smtp-Source: AB8JxZqiai78UEKMn3s8G+fpI0mYFsprihkz8g5rRzRa3jLlBt3L/KOR+OUYNibMxAtQYh2jsBQ0 X-Received: by 2002:a17:902:b58e:: with SMTP id a14-v6mr5455041pls.261.1526567338791; Thu, 17 May 2018 07:28:58 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1526567338; cv=none; d=google.com; s=arc-20160816; b=rTNf4GqrgVgo0J17tltNwnH6/WxcmF6oREnk62VqakAYMtCdtuXc+C1V2YGg4s8h0n 2v+vJMel0FxRntHL6GFnaF2qnE1vFvI/6vwdOXu2/zXg7FEtjz70Q24W646y+hiMOrrH E605zRfdg+BqOQJRq5SAa6D6eaRWIk6wpy0jmOJYU457MybBZ+w7M4XeBRwxTJZHEneG wPUyhuL/6c0IQYr/cQYNApOSGmUFyVaPIzrk6iAnEp/phW4+ny2GMgzCAcsrejR3qLOy +1OvB2esax1nuRpFzG9pD4+6NclmU0gM8zTqtj2Y5d9b3JHf0l29ZDkqsEVi69g1yXT4 QMfA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-transfer-encoding:content-disposition:mime-version :references:message-id:subject:cc:to:from:date :arc-authentication-results; bh=Qnfhk4CgtccgTAyEKM/gPMeQywkRsPlzB4BFC4nml/A=; b=GP+9Nq2bs6/KoJIHMHcYmb83I62R0AXgDVVKQitaB5e/Y+EY3F7HTiH+qxdEjqQ+yv ZrKPXvmOe+pKDT4CJNN9PJqQAsDFs35fct+G0Lp+b7WzjMZz4BIPPFNMMsI817EPMVSv UahhAqEX7qZ5cOS006Kbn6Ic5H/LJbopx5gI9a4wRa0EjI2FJwpDVFot/U8OW9oseI3d JXMXZUjGstBI8UcNOfhrUrVnD2HCYDb7EDfjQADEUl4D/XhCau/CHYYJjiKfZLLovUQ/ qsU2qTM1eno1ADtcFJKbKsPQ9jBdEBhQzlpdB3eZrCtYJJxWGB37P+26tr3AuCyia3Bc Y0FQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id h8-v6si5305139pfi.115.2018.05.17.07.28.44; Thu, 17 May 2018 07:28:58 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752141AbeEQO2J (ORCPT + 99 others); Thu, 17 May 2018 10:28:09 -0400 Received: from gate.crashing.org ([63.228.1.57]:33193 "EHLO gate.crashing.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751798AbeEQO2I (ORCPT ); Thu, 17 May 2018 10:28:08 -0400 Received: from gate.crashing.org (localhost.localdomain [127.0.0.1]) by gate.crashing.org (8.14.1/8.14.1) with ESMTP id w4HERXZx007102; Thu, 17 May 2018 09:27:33 -0500 Received: (from segher@localhost) by gate.crashing.org (8.14.1/8.14.1/Submit) id w4HERWKq007101; Thu, 17 May 2018 09:27:32 -0500 Date: Thu, 17 May 2018 09:27:32 -0500 From: Segher Boessenkool To: Christophe LEROY Cc: Michael Ellerman , Benjamin Herrenschmidt , Paul Mackerras , linuxppc-dev@lists.ozlabs.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH v2 2/2] powerpc/32be: use stmw/lmw for registers save/restore in asm Message-ID: <20180517142732.GU17342@gate.crashing.org> References: <7fbae252f24ec4d30f52f57a549901fa3f799f8f.1523984745.git.christophe.leroy@c-s.fr> <87zi0ymqj6.fsf@concordia.ellerman.id.au> <20180517131550.GR17342@gate.crashing.org> <74ce3f30-6c06-e884-f1ea-1539edbf1a74@c-s.fr> Mime-Version: 1.0 Content-Type: text/plain; charset=iso-8859-1 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: <74ce3f30-6c06-e884-f1ea-1539edbf1a74@c-s.fr> User-Agent: Mutt/1.4.2.3i Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, May 17, 2018 at 03:27:37PM +0200, Christophe LEROY wrote: > Le 17/05/2018 ? 15:15, Segher Boessenkool a ?crit?: > >>I guess we've been enabling this for all 32-bit targets for ever so it > >>must be a reasonable option. > > > >On 603, load multiple (and string) are one cycle slower than doing all the > >loads separately, and store is essentially the same as separate stores. > >On 7xx and 7xxx both loads and stores are one cycle slower as multiple > >than as separate insns. > > That's in theory when the instructions are already in the cache. > > But loading several instructions into the cache takes time. Yes, of course, that's why I wrote: > >load/store multiple are nice for saving/storing registers. :-) Segher