Received: by 2002:ac0:a594:0:0:0:0:0 with SMTP id m20-v6csp3378728imm; Thu, 17 May 2018 07:53:58 -0700 (PDT) X-Google-Smtp-Source: AB8JxZodzS1Q7RLbUgdIpJU1/XKvlKrBIm/5vst6iMqztkZ+prHx6AdyDUJIim52u8roWx+Frzvh X-Received: by 2002:a62:d717:: with SMTP id b23-v6mr5421269pfh.5.1526568838756; Thu, 17 May 2018 07:53:58 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1526568838; cv=none; d=google.com; s=arc-20160816; b=cluShPCi4fWuJn6en/4TSYz6b/8KfRqwf7Av8Zo9EyBIS5fh/wCfcaqhNZfkqWeBSe CtVmBzbpjZo0fAaH2RzIVk0gbKFt1s5lGbO6CO8RWKgRWj/8bxRJFNKK/9Uk0iyCvoTW sbOr471hwIgXLRAKubJ0yM+eZzd2HGQHDAd/NVgpr+EHBpCKaHH80RrTqqTIFlaUf0MC 7O3pTfBL27nrtc9K5GX2PDPURJ7MTZpQ9lfB52I/HF7s3PbXcHpJcCHgdjHqhQKMU6gt A1EahhC47C7PwCNUsNmsHmsUb9hqygoABCF9WgFTyEiKaPJ5ILIbupdr64B5/Q2T7jb6 8Mtg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:arc-authentication-results; bh=F/1TC3lx4iumapQ+a5om564CwbLryARRxje8IogoNMM=; b=z5+cdRrpu/bwadfTRvM3GDmYgAmuvl4gu9xqwfaKVl4flNt9JyRMzH4VPAMPEOuC+H NfRsR0Y0JeyL0DFH82gQ76AEib8bTVNScJ8m4V5/zw6j9ks26hTviVEcxKx4VHS/W1aV TfvrJtLgjRZMifnssPt9Fcp5L4Uxe3vMOtT2y+VG5pSD0eHrhydQWCg0pkkwbga+A92Q T1VeYCVc7Js8GMdvii4QtZpv+ndXjlzlm/7Esuse+bPBYJj3f2JWRMeltj1g+r8j+d2i IJL2z6CfgCWdaOOeSd5zo4Am5DwcwKP1C7/6PE4/vmKpj6uMl3S0nhL70K8D/VISv9hq NoNA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id i193-v6si1729420pgc.121.2018.05.17.07.53.43; Thu, 17 May 2018 07:53:58 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752236AbeEQOxM (ORCPT + 99 others); Thu, 17 May 2018 10:53:12 -0400 Received: from regular1.263xmail.com ([211.150.99.136]:49231 "EHLO regular1.263xmail.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751533AbeEQOxL (ORCPT ); Thu, 17 May 2018 10:53:11 -0400 Received: from david.wu?rock-chips.com (unknown [192.168.167.190]) by regular1.263xmail.com (Postfix) with ESMTP id C845E44; Thu, 17 May 2018 22:52:58 +0800 (CST) X-263anti-spam: KSV:0; X-MAIL-GRAY: 0 X-MAIL-DELIVERY: 1 X-KSVirus-check: 0 X-ABS-CHECKED: 4 Received: from [192.168.31.254] (localhost [127.0.0.1]) by smtp.263.net (Postfix) with ESMTPA id 702C93AF; Thu, 17 May 2018 22:52:58 +0800 (CST) X-RL-SENDER: david.wu@rock-chips.com X-FST-TO: linux-arm-kernel@lists.infradead.org X-SENDER-IP: 220.200.40.10 X-LOGIN-NAME: david.wu@rock-chips.com X-UNIQUE-TAG: <04e50bde703655b1c12559308493abc2> X-ATTACHMENT-NUM: 0 X-SENDER: wdc@rock-chips.com X-DNS-TYPE: 0 Received: from [192.168.31.254] (unknown [220.200.40.10]) by smtp.263.net (Postfix) whith ESMTP id 254422L766Q; Thu, 17 May 2018 22:52:59 +0800 (CST) Subject: Re: [PATCH] ethernet: stmmac: dwmac-rk: Add GMAC support for px30 To: Shawn Lin , robh+dt@kernel.org Cc: davem@davemloft.net, heiko@sntech.de, mark.rutland@arm.com, huangtao@rock-chips.com, netdev@vger.kernel.org, linux-kernel@vger.kernel.org, linux-rockchip@lists.infradead.org, linux-arm-kernel@lists.infradead.org References: <1526441925-12654-1-git-send-email-david.wu@rock-chips.com> From: David Wu Message-ID: <4c9cdacb-4865-20f1-bad9-e9d826319bb7@rock-chips.com> Date: Thu, 17 May 2018 22:52:56 +0800 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.7.0 MIME-Version: 1.0 In-Reply-To: Content-Type: text/plain; charset=UTF-8; format=flowed Content-Language: en-US Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Shawn, Thanks for the suggestion, the most is okay. 在 2018年05月16日 14:34, Shawn Lin 写道: > Hi David, > > On 2018/5/16 11:38, David Wu wrote: >> diff --git a/drivers/net/ethernet/stmicro/stmmac/dwmac-rk.c >> b/drivers/net/ethernet/stmicro/stmmac/dwmac-rk.c >> index 13133b3..4b2ab71 100644 >> --- a/drivers/net/ethernet/stmicro/stmmac/dwmac-rk.c >> +++ b/drivers/net/ethernet/stmicro/stmmac/dwmac-rk.c >> @@ -61,6 +61,7 @@ struct rk_priv_data { >>       struct clk *mac_clk_tx; >>       struct clk *clk_mac_ref; >>       struct clk *clk_mac_refout; >> +    struct clk *clk_mac_speed; > > No need to do anything now but it seems you could consider doing some > cleanup by using clk bulk APIs in the future. The use of this may seem to be less applicable because there are many scenarios using different clocks. > >>       struct clk *aclk_mac; >>       struct clk *pclk_mac; >>       struct clk *clk_phy; >> @@ -83,6 +84,64 @@ struct rk_priv_data { >>       (((tx) ? soc##_GMAC_TXCLK_DLY_ENABLE : >> soc##_GMAC_TXCLK_DLY_DISABLE) | \ >>        ((rx) ? soc##_GMAC_RXCLK_DLY_ENABLE : >> soc##_GMAC_RXCLK_DLY_DISABLE)) >> +#define PX30_GRF_GMAC_CON1        0X0904 > > s/0X0904/0x0904 , since the other constants in this file follow the > same format. > >> + >> +/* PX30_GRF_GMAC_CON1 */ >> +#define PX30_GMAC_PHY_INTF_SEL_RMII    (GRF_CLR_BIT(4) | >> GRF_CLR_BIT(5) | \ >> +                    GRF_BIT(6)) >> +#define PX30_GMAC_SPEED_10M        GRF_CLR_BIT(2) >> +#define PX30_GMAC_SPEED_100M        GRF_BIT(2) >> + >> +static void px30_set_to_rmii(struct rk_priv_data *bsp_priv) >> +{ >> +    struct device *dev = &bsp_priv->pdev->dev; >> + >> +    if (IS_ERR(bsp_priv->grf)) { >> +        dev_err(dev, "%s: Missing rockchip,grf property\n", __func__); >> +        return; >> +    } >> + >> +    regmap_write(bsp_priv->grf, PX30_GRF_GMAC_CON1, >> +             PX30_GMAC_PHY_INTF_SEL_RMII); >> +} >> + >> +static void px30_set_rmii_speed(struct rk_priv_data *bsp_priv, int >> speed) >> +{ >> +    struct device *dev = &bsp_priv->pdev->dev; >> +    int ret; >> + >> +    if (IS_ERR(bsp_priv->clk_mac_speed)) { >> +        dev_err(dev, "%s: Missing clk_mac_speed clock\n", __func__); >> +        return; >> +    } >> + >> +    if (speed == 10) { >> +        regmap_write(bsp_priv->grf, PX30_GRF_GMAC_CON1, >> +                 PX30_GMAC_SPEED_10M); >> + >> +        ret = clk_set_rate(bsp_priv->clk_mac_speed, 2500000); >> +        if (ret) >> +            dev_err(dev, "%s: set clk_mac_speed rate 2500000 failed: >> %d\n", >> +                __func__, ret); >> +    } else if (speed == 100) { >> +        regmap_write(bsp_priv->grf, PX30_GRF_GMAC_CON1, >> +                 PX30_GMAC_SPEED_100M); >> + >> +        ret = clk_set_rate(bsp_priv->clk_mac_speed, 25000000); >> +        if (ret) >> +            dev_err(dev, "%s: set clk_mac_speed rate 25000000 failed: >> %d\n", >> +                __func__, ret); > > I know it follows the existing examples, but IMHO it duplicates > unnecessary code as all the difference is PX30_GMAC_SPEED_* > i think the difference is the register offset and bits. >> + >> +    } else { >> +        dev_err(dev, "unknown speed value for RMII! speed=%d", speed); >> +    } >> +} >> + >> +static const struct rk_gmac_ops px30_ops = { >> +    .set_to_rmii = px30_set_to_rmii, >> +    .set_rmii_speed = px30_set_rmii_speed, >> +}; >> + >>   #define RK3128_GRF_MAC_CON0    0x0168 >>   #define RK3128_GRF_MAC_CON1    0x016c >> @@ -1042,6 +1101,10 @@ static int rk_gmac_clk_init(struct >> plat_stmmacenet_data *plat) >>           } >>       } >> +    bsp_priv->clk_mac_speed = devm_clk_get(dev, "clk_mac_speed"); > > Mightbe it'd be better to use "mac-speed" in DT bindings. > >> +    if (IS_ERR(bsp_priv->clk_mac_speed)) >> +        dev_err(dev, "cannot get clock %s\n", "clk_mac_speed"); >> + > > Would you like to handle deferred probe > No, >>       if (bsp_priv->clock_input) { >>           dev_info(dev, "clock input from PHY\n"); >>       } else { >> @@ -1424,6 +1487,7 @@ static int rk_gmac_resume(struct device *dev) >>   static SIMPLE_DEV_PM_OPS(rk_gmac_pm_ops, rk_gmac_suspend, >> rk_gmac_resume); >>   static const struct of_device_id rk_gmac_dwmac_match[] = { >> +    { .compatible = "rockchip,px30-gmac",    .data = &px30_ops   }, >>       { .compatible = "rockchip,rk3128-gmac", .data = &rk3128_ops }, >>       { .compatible = "rockchip,rk3228-gmac", .data = &rk3228_ops }, >>       { .compatible = "rockchip,rk3288-gmac", .data = &rk3288_ops }, >> > > >