Received: by 2002:ac0:a594:0:0:0:0:0 with SMTP id m20-v6csp4416672imm; Fri, 18 May 2018 04:54:49 -0700 (PDT) X-Google-Smtp-Source: AB8JxZpTt7BLW/9164HTIWbOTUaNRJR09CrpGReVlUZshGoN2/ZaAISEqUXpzoCVlBvrqxhVQf77 X-Received: by 2002:a17:902:b589:: with SMTP id a9-v6mr8969209pls.161.1526644489701; Fri, 18 May 2018 04:54:49 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1526644489; cv=none; d=google.com; s=arc-20160816; b=nO2Zyx7wqOL/ayF9ZoXVkWdpXlgIBXISGkHNJ/wjsaUtX/dEduDihd1aHN74rIcJ0T rOtoo5kBAkCwZ6V4Cao/lDolsJh4oCgaayt/LroJYFKPYACyRdMjV3ULhp9Lh2Yl5bGk jrx47AhpVkydPSDrOq3iuOFo7qOW6mqVrCwCbSrLlHWML0wVPjnKXfznFib8Px/xxxUJ dtSfpw1TKa3BJdmbp4BSSSLdodx3Hg7PKRpmedP/F8h7m756EDdBdT6GslfCjWmKkZLY K+y5JXPiCzjKGm7330DuTewEn/J3i7AYuRiHXovfoPA/LeMgVeMSyGHfit6Pao9rlGTT WH9A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:dkim-signature :arc-authentication-results; bh=5eoAiYt39TF5GTu2wF5gcmPQRHi12O29NJtUwSQNHw4=; b=bCpqYwJnlZNlcdZzw4eWnt938aiFnAFBX+c59mSUiYCpS6UIuZRUfXQvXxz1x3/hzg gbKjdeOzkrlgAGM/PvHKA7bTIVpjrbVpX4wJnTlKKgt4iotxqpCZKyW5MAPiz5/iAGR4 2B78VL3lHw9IvLcqEA6Ru/c+Tm6SAU8gvweRcTqu9UpNhkotDHcdtUFUkiZ8FqytlqiE 6WkqjkOlM+I+PZWE+UoeDAbrTJhxfSTNKJuW3u1ujVDofhbVGWhDqaNeou9KEfWO/xM3 SbxuFByihGGL7aaqGAGIhK5t1tjOU3/z2ILtQa1jdY3CPQ27exLYLRc7nhv+PHFLM1Hx Kbzg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=HAkZVQH4; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id s14-v6si7234173pfh.11.2018.05.18.04.54.35; Fri, 18 May 2018 04:54:49 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=HAkZVQH4; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751545AbeERLxL (ORCPT + 99 others); Fri, 18 May 2018 07:53:11 -0400 Received: from fllnx210.ext.ti.com ([198.47.19.17]:29603 "EHLO fllnx210.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751184AbeERLxH (ORCPT ); Fri, 18 May 2018 07:53:07 -0400 Received: from dflxv15.itg.ti.com ([128.247.5.124]) by fllnx210.ext.ti.com (8.15.1/8.15.1) with ESMTP id w4IBqmZp021764; Fri, 18 May 2018 06:52:48 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1526644368; bh=5eoAiYt39TF5GTu2wF5gcmPQRHi12O29NJtUwSQNHw4=; h=Subject:To:CC:References:From:Date:In-Reply-To; b=HAkZVQH4nlqmKgz4FpBpbRNpPxa83Dy8IZGS8ZjvDFckNaYCr815B9Pq3LOiOac5m 16x0BKYG8NmnTR7y8T4xBsDHQEEQt9eUzU9Xz115l0hljzA1nlwDyvHMKXJN3OzSE1 j3zjVlDsnW8n/hnS2sZ4axLtEQe+V+iX/Aj7pq/4= Received: from DLEE102.ent.ti.com (dlee102.ent.ti.com [157.170.170.32]) by dflxv15.itg.ti.com (8.14.3/8.13.8) with ESMTP id w4IBqmxQ005615; Fri, 18 May 2018 06:52:48 -0500 Received: from DLEE106.ent.ti.com (157.170.170.36) by DLEE102.ent.ti.com (157.170.170.32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1466.3; Fri, 18 May 2018 06:52:47 -0500 Received: from dflp32.itg.ti.com (10.64.6.15) by DLEE106.ent.ti.com (157.170.170.36) with Microsoft SMTP Server (version=TLS1_0, cipher=TLS_RSA_WITH_AES_256_CBC_SHA) id 15.1.1466.3 via Frontend Transport; Fri, 18 May 2018 06:52:47 -0500 Received: from [172.24.190.215] (ileax41-snat.itg.ti.com [10.172.224.153]) by dflp32.itg.ti.com (8.14.3/8.13.8) with ESMTP id w4IBqiVB001130; Fri, 18 May 2018 06:52:45 -0500 Subject: Re: [PATCH 1/3] ARM: dra762: hwmod: Add MCAN support To: Tony Lindgren CC: , , , , , , , , References: <1523181542-3770-1-git-send-email-faiz_abbas@ti.com> <1523181542-3770-2-git-send-email-faiz_abbas@ti.com> <20180517210931.GQ98604@atomide.com> From: Faiz Abbas Message-ID: <96794128-c107-9b04-aed5-5dd9caa7a605@ti.com> Date: Fri, 18 May 2018 17:24:24 +0530 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.7.0 MIME-Version: 1.0 In-Reply-To: <20180517210931.GQ98604@atomide.com> Content-Type: text/plain; charset="utf-8" Content-Language: en-US Content-Transfer-Encoding: 7bit X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Tony, On Friday 18 May 2018 02:39 AM, Tony Lindgren wrote: > * Faiz Abbas [180408 09:59]: >> From: Lokesh Vutla >> >> Add MCAN hwmod data and register it for dra762 silicons. >> >> Signed-off-by: Lokesh Vutla >> Signed-off-by: Faiz Abbas >> --- >> arch/arm/mach-omap2/omap_hwmod_7xx_data.c | 32 +++++++++++++++++++++++++++++++ >> 1 file changed, 32 insertions(+) >> >> diff --git a/arch/arm/mach-omap2/omap_hwmod_7xx_data.c b/arch/arm/mach-omap2/omap_hwmod_7xx_data.c >> index 62352d1..a2cd7f8 100644 >> --- a/arch/arm/mach-omap2/omap_hwmod_7xx_data.c >> +++ b/arch/arm/mach-omap2/omap_hwmod_7xx_data.c >> @@ -1356,6 +1356,29 @@ static struct omap_hwmod dra7xx_mailbox13_hwmod = { >> }; >> >> /* >> + * 'mcan' class >> + * >> + */ >> +static struct omap_hwmod_class dra76x_mcan_hwmod_class = { >> + .name = "mcan", >> +}; >> + >> +/* mcan */ >> +static struct omap_hwmod dra76x_mcan_hwmod = { >> + .name = "mcan", >> + .class = &dra76x_mcan_hwmod_class, >> + .clkdm_name = "wkupaon_clkdm", >> + .main_clk = "mcan_clk", >> + .prcm = { >> + .omap4 = { >> + .clkctrl_offs = DRA7XX_CM_WKUPAON_ADC_CLKCTRL_OFFSET, >> + .context_offs = DRA7XX_RM_WKUPAON_ADC_CONTEXT_OFFSET, >> + .modulemode = MODULEMODE_SWCTRL, >> + }, >> + }, >> +}; > > So based on the ti-sysc related dts comments, this patch should > work except you should be able to just leave out the clocks here > with the dts changes. > >> +/* >> * 'mcspi' class >> * >> */ >> @@ -3818,6 +3841,14 @@ static struct omap_hwmod_ocp_if dra7xx_l4_per2__epwmss2 = { >> .user = OCP_USER_MPU, >> }; >> >> +/* l3_main_1 -> mcan */ >> +static struct omap_hwmod_ocp_if dra76x_l3_main_1__mcan = { >> + .master = &dra7xx_l3_main_1_hwmod, >> + .slave = &dra76x_mcan_hwmod, >> + .clk = "l3_iclk_div", >> + .user = OCP_USER_MPU | OCP_USER_SDMA, >> +}; >> + >> static struct omap_hwmod_ocp_if *dra7xx_hwmod_ocp_ifs[] __initdata = { >> &dra7xx_l3_main_1__dmm, >> &dra7xx_l3_main_2__l3_instr, >> @@ -3958,6 +3989,7 @@ static struct omap_hwmod_ocp_if *dra7xx_gp_hwmod_ocp_ifs[] __initdata = { >> /* SoC variant specific hwmod links */ >> static struct omap_hwmod_ocp_if *dra76x_hwmod_ocp_ifs[] __initdata = { >> &dra7xx_l4_per3__usb_otg_ss4, >> + &dra76x_l3_main_1__mcan, >> NULL, >> }; > > So the omap_hwmod_class, omap_hwmod_ocp_if and entry on the > dra76x_hwmod_ocp_ifs list are still needed with ti-sysc for a > while. Eventually that data will just come from the dts interconnect > hierarchy. For struct omap_hwmod_class_sysconfig, ti-sysc will > allocate and it based on the dts data. > Thanks for the detailed pointers. I will figure out the ti-sysc node that needs to be added and post a v2. Thanks, Faiz