Received: by 2002:ac0:a594:0:0:0:0:0 with SMTP id m20-v6csp4746053imm; Fri, 18 May 2018 09:58:48 -0700 (PDT) X-Google-Smtp-Source: AB8JxZraFN+0b8yZZmDtnEyOBuDYbedbUHyGsbZfNsdsWd5xsKG1QIPHKkgUoduvZyj1toAp5xIS X-Received: by 2002:a63:9e01:: with SMTP id s1-v6mr8131922pgd.66.1526662728458; Fri, 18 May 2018 09:58:48 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1526662728; cv=none; d=google.com; s=arc-20160816; b=KAq6DhVOWB4gwsuKj5QCUsxfO/Rr21T5m2AartYVaBA63R9r2YUjFzrSBQWrhqB5pW 7tOxJL40FTMrkpSc0kIMlgwxZUfsVYMe9l53eQ3vBbw5SXP3VWXPQ6bPn+3HGqSVoj43 uMbELcobg2bLalA9aSnra5hkNLeMX3s1m52D8uHuEEWDYekLM4oUSJcag+MtgyUNas7M QTtsu8Cm92bRWRDB844teNXiTxWLUZgEm8eMkVDNMHvzEqkzEyjjLSp8GG8WnmUFYHDo yA1wkfI/zYlaDobR8W7Ft9LiLQ5tIQet4Pkil2NThczNsmpsh9HxoJFW96fAp4otGWlK vdnw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=JJlGTuGRVSU+DyP+C36mNu93N5UraGgA4AJH2e/n+Mc=; b=S9/vbb0m7JA2ucTaeT9U5ach5GEfDykttKyWJTXtSqx37oO8Y86rErzXz0pkVcVcUC /fAjcnjHa3qN4qqcPtvtzTgB24qXA2+MQUJ1kCiLiFampRsYR0Fj/e3n7pD5TcCmHuPk HEoqVeVxfcsJIv0gjRV+6gP5qVbFs830b7EplMxbiy7pAKKrLhe107os/gHCPKU0ew2Y C58RNh5uKGN76IipEH8LoljOYTcLMo6WkQxZBRrXrtTIo0tUOjpsFPR72q0HYkFJbTp6 4Mq1jo8LeDm+ANYaUsXvxQ7Z6pz68s0fBdQPYcKlKU5wmF/FjH0+hGNFgg6xDJC2xZPy CuGg== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@lechnology.com header.s=default header.b=DOYrse1+; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id p7-v6si7457759plk.293.2018.05.18.09.58.34; Fri, 18 May 2018 09:58:48 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=fail header.i=@lechnology.com header.s=default header.b=DOYrse1+; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752703AbeERQ5g (ORCPT + 99 others); Fri, 18 May 2018 12:57:36 -0400 Received: from vern.gendns.com ([206.190.152.46]:56812 "EHLO vern.gendns.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752491AbeERQuT (ORCPT ); Fri, 18 May 2018 12:50:19 -0400 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=lechnology.com; s=default; h=References:In-Reply-To:Message-Id:Date:Subject :Cc:To:From:Sender:Reply-To:MIME-Version:Content-Type: Content-Transfer-Encoding:Content-ID:Content-Description:Resent-Date: Resent-From:Resent-Sender:Resent-To:Resent-Cc:Resent-Message-ID:List-Id: List-Help:List-Unsubscribe:List-Subscribe:List-Post:List-Owner:List-Archive; bh=JJlGTuGRVSU+DyP+C36mNu93N5UraGgA4AJH2e/n+Mc=; b=DOYrse1+LKIWtpnpWPXz5IAUP oMiursbvkseDwodQjFjk7dkbUg7zFDMFdD1HrMTNYuwsv0SNpwfH9E61de7uhyp+ySglagRoeEKhw VlltKOe0wCLUKigWutCBUXfxHtVjI+e+yS3u/pzYtzbQl6we//5kvZ61VUf9fhdIEbBr96HGmDLgd JiUvPFOs1Ozpcf7eQ8Rsdej8zQyp8i4KcLBTLDZaQ5FgeMm7h6oufKIICG4F/qSMQkms81BqifsTK 0lJYWEIpgLHH7SblB/7u5/NZJIhDYYUXk4lIJjr0dRbnBSIHBWcqOYF0GcWTSHOE4J13z698Fo/ZD OByfHwXPw==; Received: from 108-198-5-147.lightspeed.okcbok.sbcglobal.net ([108.198.5.147]:35704 helo=freyr.lechnology.com) by vern.gendns.com with esmtpsa (TLSv1.2:ECDHE-RSA-AES128-GCM-SHA256:128) (Exim 4.89_1) (envelope-from ) id 1fJia9-00FrC3-Ht; Fri, 18 May 2018 12:50:17 -0400 From: David Lechner To: linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: David Lechner , Michael Turquette , Stephen Boyd , Rob Herring , Mark Rutland , Sekhar Nori , Kevin Hilman , Bartosz Golaszewski , Adam Ford , linux-kernel@vger.kernel.org Subject: [PATCH v11 08/27] ARM: davinci: dm365: add new clock init using common clock framework Date: Fri, 18 May 2018 11:48:10 -0500 Message-Id: <20180518164829.27052-9-david@lechnology.com> X-Mailer: git-send-email 2.17.0 In-Reply-To: <20180518164829.27052-1-david@lechnology.com> References: <20180518164829.27052-1-david@lechnology.com> X-AntiAbuse: This header was added to track abuse, please include it with any abuse report X-AntiAbuse: Primary Hostname - vern.gendns.com X-AntiAbuse: Original Domain - vger.kernel.org X-AntiAbuse: Originator/Caller UID/GID - [47 12] / [47 12] X-AntiAbuse: Sender Address Domain - lechnology.com X-Get-Message-Sender-Via: vern.gendns.com: authenticated_id: davidmain+lechnology.com/only user confirmed/virtual account not confirmed X-Authenticated-Sender: vern.gendns.com: davidmain@lechnology.com X-Source: X-Source-Args: X-Source-Dir: Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This adds the new board-specific clock init in mach-davinci/dm365.c using the new common clock framework drivers. The #ifdefs are needed to prevent compile errors until the entire ARCH_DAVINCI is converted. Also clean up the #includes since we are adding some here. Signed-off-by: David Lechner --- v11 changes: - none v10 changes: - none v9 changes: - register PLL1 and PSC in dm365_init_time() instead of as platform device so that we get the correct timer0 clock for davinci_timer_init() - Fixed size of PLL memory block v8 changes: - none v7 changes: - add clock platform device declarations - register platform devices instead of registering clocks directly - add davinci prefix to commit description v6 changes: - add blank lines between function calls arch/arm/mach-davinci/board-dm365-evm.c | 2 + arch/arm/mach-davinci/davinci.h | 1 + arch/arm/mach-davinci/dm365.c | 56 +++++++++++++++++++------ 3 files changed, 47 insertions(+), 12 deletions(-) diff --git a/arch/arm/mach-davinci/board-dm365-evm.c b/arch/arm/mach-davinci/board-dm365-evm.c index 435f7ec7d9af..307e88d99dd3 100644 --- a/arch/arm/mach-davinci/board-dm365-evm.c +++ b/arch/arm/mach-davinci/board-dm365-evm.c @@ -742,6 +742,8 @@ static __init void dm365_evm_init(void) { int ret; + dm365_register_clocks(); + ret = dm365_gpio_register(); if (ret) pr_warn("%s: GPIO init failed: %d\n", __func__, ret); diff --git a/arch/arm/mach-davinci/davinci.h b/arch/arm/mach-davinci/davinci.h index c2c634b6578e..a799b5266d4b 100644 --- a/arch/arm/mach-davinci/davinci.h +++ b/arch/arm/mach-davinci/davinci.h @@ -94,6 +94,7 @@ int dm355_gpio_register(void); /* DM365 function declarations */ void dm365_init(void); void dm365_init_time(void); +void dm365_register_clocks(void); void dm365_init_asp(void); void dm365_init_vc(void); void dm365_init_ks(struct davinci_ks_platform_data *pdata); diff --git a/arch/arm/mach-davinci/dm365.c b/arch/arm/mach-davinci/dm365.c index 871372a59da8..76de426a0e41 100644 --- a/arch/arm/mach-davinci/dm365.c +++ b/arch/arm/mach-davinci/dm365.c @@ -12,32 +12,38 @@ * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the * GNU General Public License for more details. */ -#include -#include -#include -#include + +#include +#include +#include #include #include -#include +#include #include #include #include #include +#include +#include +#include #include +#include #include -#include "psc.h" -#include #include -#include +#include #include -#include +#include +#include "asp.h" #include "davinci.h" -#include "clock.h" #include "mux.h" -#include "asp.h" + +#ifndef CONFIG_COMMON_CLK +#include "clock.h" +#include "psc.h" +#endif #define DM365_REF_FREQ 24000000 /* 24 MHz on the DM365 EVM */ #define DM365_RTC_BASE 0x01c69000 @@ -54,6 +60,7 @@ #define DM365_EMAC_CNTRL_RAM_OFFSET 0x1000 #define DM365_EMAC_CNTRL_RAM_SIZE 0x2000 +#ifndef CONFIG_COMMON_CLK static struct pll_data pll1_data = { .num = 1, .phys_base = DAVINCI_PLL1_BASE, @@ -485,7 +492,7 @@ static struct clk_lookup dm365_clks[] = { CLK(NULL, "mjcp", &mjcp_clk), CLK(NULL, NULL, NULL), }; - +#endif /*----------------------------------------------------------------------*/ #define INTMUX 0x18 @@ -1171,8 +1178,33 @@ void __init dm365_init(void) void __init dm365_init_time(void) { +#ifdef CONFIG_COMMON_CLK + void __iomem *pll1, *pll2, *psc; + struct clk *clk; + + clk_register_fixed_rate(NULL, "ref_clk", NULL, 0, DM365_REF_FREQ); + + pll1 = ioremap(DAVINCI_PLL1_BASE, SZ_1K); + dm365_pll1_init(NULL, pll1, NULL); + + pll2 = ioremap(DAVINCI_PLL2_BASE, SZ_1K); + dm365_pll2_init(NULL, pll2, NULL); + + psc = ioremap(DAVINCI_PWR_SLEEP_CNTRL_BASE, SZ_4K); + dm365_psc_init(NULL, psc); + + clk = clk_get(NULL, "timer0"); + + davinci_timer_init(clk); +#else davinci_clk_init(dm365_clks); davinci_timer_init(&timer0_clk); +#endif +} + +void __init dm365_register_clocks(void) +{ + /* all clocks are currently registered in dm365_init_time() */ } static struct resource dm365_vpss_resources[] = { -- 2.17.0