Received: by 2002:ac0:a594:0:0:0:0:0 with SMTP id m20-v6csp221553imm; Mon, 21 May 2018 05:07:24 -0700 (PDT) X-Google-Smtp-Source: AB8JxZrEy3brQlnhgFYzi/x73pSqdzPJqPaNHHvgghGTqszHzihrAgfPTzcego4VyZn88f2cfXfw X-Received: by 2002:a17:902:28e8:: with SMTP id f95-v6mr20752624plb.250.1526904444052; Mon, 21 May 2018 05:07:24 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1526904444; cv=none; d=google.com; s=arc-20160816; b=m+gzAei7TiX5nG+z8ui7F2R6ESjzDgOnw/ZwS8jOZO96HGgxWpASsn58MyzeS6VD+6 es01NrS6k1xBGtOsAeaCI/KUkMMgbGmnePsJVKSxRUS6iHj+X6vPoF+CB2i21yWPw6wb UUN/psCpLnWlbqO0AYTd4SGfZQKkBgR2FGSWchTveIrroMasxpZdtMh+jjSjjZhZK8C4 2wgkMBKFg9ykypYSJm1m5YgTBE7ikGam08N7FeKkv/5lfAF3xlZYj2Zp8ubFIji/dtvz SLnfPnDdXA3K0SKIx4XHgY3JU+8EDrENF2yG7o5yJWp7aX+iqPbyXix3PfwR/qMTnR7m 7zoQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:dkim-signature:arc-authentication-results; bh=5dOqQ4kLrYFbSS9s38NLvgl+B674Mbb0e6MQMGUdOAw=; b=gHCQ3vjDTMSI1Vsvp5/4Cubvv+4VCmYRfgfAJhZhnIQlP5TXlVNNIF7Bw5wjZ5bO40 VBMBrM6LMURR6Y3f127TJKkVird2Gu5Uk6D51JWJ3eRxgZn4UCggxvEnjcu5h4jR/q9b ZrmYUsg39EsezWNs107VtSfs5q/1igYzq9VKqko7om9NNof7h1F6w6WCG5xXrs9LR8o1 dlH8ZmOyJGGm2vXYF0nHWg1L6I5kMU4Ohx4xigI8cok1+t55eRcpd7yQ4PisPzXJrWON J+Nqu2hDSZfDSl34pNBnenSbtAP7fxihFKNgzIth5FdVpyi/2VoDSfrQdMXgQ8tZQEq0 IpBA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Dubdv7Hd; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id e90-v6si13881851pfb.355.2018.05.21.05.07.01; Mon, 21 May 2018 05:07:24 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Dubdv7Hd; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752708AbeEUMGu (ORCPT + 99 others); Mon, 21 May 2018 08:06:50 -0400 Received: from mail-wm0-f65.google.com ([74.125.82.65]:36403 "EHLO mail-wm0-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751234AbeEUMGt (ORCPT ); Mon, 21 May 2018 08:06:49 -0400 Received: by mail-wm0-f65.google.com with SMTP id n10-v6so26115495wmc.1 for ; Mon, 21 May 2018 05:06:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to:user-agent; bh=5dOqQ4kLrYFbSS9s38NLvgl+B674Mbb0e6MQMGUdOAw=; b=Dubdv7HdlBYkWh5f4T6ZzzIqub4VmI0Nsi6kujrMAH6ozWMitti3vrqclyDoqDmZBC ieSYZq0A/fk8EkBkP2aikAbRocmc2hQ2KCrrJGUnS88f5X5/t2iLH5sTO1J8Mz33kJOh bFJc60wRcOB57kBFp4TU0ZTs/EP5PO6uMQTLk= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to:user-agent; bh=5dOqQ4kLrYFbSS9s38NLvgl+B674Mbb0e6MQMGUdOAw=; b=Yv/wMJe0kN2j9S/jJ23M7QZZJBtIT380MUPwvnwbmxCn4Oh4hypcPy+Bqlrbern5Iw QDyqxrNPJtTVNpzh+peySmXHUEj5MQGIBmBmTPcBje3OT8YYRNHBsBBChuko27R8Y8AV vOvlPku+pBdNuUCqohNbHGioMDyKPfXiZRSnaN8kYLH60HvCqjkH+ZiKZLso1bNcRnx2 AmxbGcHoPFtb+e5WwAjgFurJ2kClzFAtcGQJvTshaHjFcZA21T6R9fQIVQ7HMfNiY9Fe oYEZSQR9Rxi11u058GcJeqq9wGUsA+tG7OyD2cVIxWb+axfHYyUpCARn/Goift6TapKj QteQ== X-Gm-Message-State: ALKqPweeSay44GliCZoaMQljtaJ564yyhPJRmZn9KXOAuOZAPxR07tj7 73drtVYiCPem4jAvmpy28gb3Ww== X-Received: by 2002:a1c:105:: with SMTP id 5-v6mr10112789wmb.145.1526904408052; Mon, 21 May 2018 05:06:48 -0700 (PDT) Received: from holly.lan (cpc141214-aztw34-2-0-cust773.18-1.cable.virginm.net. [86.9.19.6]) by smtp.gmail.com with ESMTPSA id o12-v6sm19005574wrf.31.2018.05.21.05.06.46 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Mon, 21 May 2018 05:06:47 -0700 (PDT) Date: Mon, 21 May 2018 13:06:44 +0100 From: Daniel Thompson To: Suzuki K Poulose Cc: Julien Thierry , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, marc.zyngier@arm.com, mark.rutland@arm.com, christoffer.dall@arm.com, james.morse@arm.com, joelaf@google.com, joel.opensrc@gmail.com, catalin.marinas@arm.com, will.deacon@arm.com Subject: Re: [PATCH v3 1/6] arm64: cpufeature: Allow early detect of specific features Message-ID: <20180521120644.g527aawkutf3etzq@holly.lan> References: <1526902515-13769-1-git-send-email-julien.thierry@arm.com> <1526902515-13769-2-git-send-email-julien.thierry@arm.com> <697af68e-3cee-4d0d-8493-106cc42eed3b@arm.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <697af68e-3cee-4d0d-8493-106cc42eed3b@arm.com> User-Agent: NeoMutt/20180512 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, May 21, 2018 at 12:45:22PM +0100, Suzuki K Poulose wrote: > On 21/05/18 12:35, Julien Thierry wrote: > > From: Daniel Thompson > > > > Currently it is not possible to detect features of the boot CPU > > until the other CPUs have been brought up. > > > > This prevents us from reacting to features of the boot CPU until > > fairly late in the boot process. To solve this we allow a subset > > of features (that are likely to be common to all clusters) to be > > detected based on the boot CPU alone. > > > > Signed-off-by: Daniel Thompson > > [julien.thierry@arm.com: check non-boot cpu missing early features, avoid > > duplicates between early features and normal > > features] > > Signed-off-by: Julien Thierry > > Cc: Catalin Marinas > > Cc: Will Deacon > > Cc: Suzuki K Poulose > > nit: Since this is completely different from what Daniel started with, > you could simply reset the author to yourself. The boot CPU feature was > added keeping this user in mind. Agree! It's no longer my patch. If you want to retain any credit than Suggested-by: would make quite sufficient. Daniel. > > The patch as such looks good to me. > > Reviewed-by: Suzuki K Poulose > > > --- > > arch/arm64/kernel/cpufeature.c | 2 +- > > 1 file changed, 1 insertion(+), 1 deletion(-) > > > > diff --git a/arch/arm64/kernel/cpufeature.c b/arch/arm64/kernel/cpufeature.c > > index 9d1b06d..e03e897 100644 > > --- a/arch/arm64/kernel/cpufeature.c > > +++ b/arch/arm64/kernel/cpufeature.c > > @@ -1030,7 +1030,7 @@ static void cpu_copy_el2regs(const struct arm64_cpu_capabilities *__unused) > > { > > .desc = "GIC system register CPU interface", > > .capability = ARM64_HAS_SYSREG_GIC_CPUIF, > > - .type = ARM64_CPUCAP_SYSTEM_FEATURE, > > + .type = ARM64_CPUCAP_STRICT_BOOT_CPU_FEATURE, > > .matches = has_useable_gicv3_cpuif, > > .sys_reg = SYS_ID_AA64PFR0_EL1, > > .field_pos = ID_AA64PFR0_GIC_SHIFT, > > -- > > 1.9.1 > > >