Received: by 2002:ac0:a594:0:0:0:0:0 with SMTP id m20-v6csp1354350imm; Tue, 22 May 2018 02:43:04 -0700 (PDT) X-Google-Smtp-Source: AB8JxZqVy+rxt61WZc4V7HVO6FcMvMMv5DcrCtDd55/YQtW8HcWdi1XMqntXY7xG/Ey3r43k53pr X-Received: by 2002:a17:902:2006:: with SMTP id n6-v6mr24371454pla.125.1526982184721; Tue, 22 May 2018 02:43:04 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1526982184; cv=none; d=google.com; s=arc-20160816; b=jIsC0XWbK4D/1/r1B5u/fSLD7mhzSpz+IsjRqnBSS0+J9AykiuKlaMORXUMaUo4GSJ rgR1S/2QW1ThSeVbsFx61RlHkJhT2DdyZo1BpOmHwT3/m9mn3ztHVKzn8ErQ8xLxHNvN ASQakvMI0ukeacA4tX930wmiaSZoWgErErBd9XeM+/ktXVGM8Z7YFhZwWbYEZOLyt0mg ljPjp+oJSiyzbze7PsakOnBusoYJ1L7hI0hysABOBsn/uEUGqB5n0XuST3Xmywn6pwax 08eVCQkyQpuoagoRIkLeIxcPNHZGYJawP0e+rjkYaDjdAljRNm54Gt4+ClCf2hKTXxDE SsdA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:arc-authentication-results; bh=WnMf/svleMUhrAuqpNwx0sdE+xreucPVTXBL3f3vpIE=; b=DJuALsfoizW6jUniQH2HTVwe4c+ZVqR/+7mL6skUcmtXklgpfTLc0QqbAItGObgyf7 b1qAVNuVPAGW3SUy6gFfc5wZ7R08+4hqM/+g3LlFI0bMoAz+ZRE50bonVg4FbuAI5dZz XzYekzpUHveXkcHUhsBV5R6cRWUAjw/3kmnLgra6kU8otvlx/pUY8eDlQMWxnsLCq1Pb wA5ut6LK1LEcpWG049sVaVZuFt8WXOiSc1YS791wixUdGGbQb5YDCPH7AHk+/Zp3qT8h FQxT9kRtH6q79BnqE7Wk5mHvpVMMOY6mIF63tEyaEPAs1IWYFxtNofHIVF5Yh4P/VxC6 a2jA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id r144-v6si16200136pfr.286.2018.05.22.02.42.50; Tue, 22 May 2018 02:43:04 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751707AbeEVJlV (ORCPT + 99 others); Tue, 22 May 2018 05:41:21 -0400 Received: from mail.bootlin.com ([62.4.15.54]:49703 "EHLO mail.bootlin.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751479AbeEVJlC (ORCPT ); Tue, 22 May 2018 05:41:02 -0400 Received: by mail.bootlin.com (Postfix, from userid 110) id E6EAA2086F; Tue, 22 May 2018 11:40:59 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on mail.bootlin.com X-Spam-Level: X-Spam-Status: No, score=-1.0 required=5.0 tests=ALL_TRUSTED,SHORTCIRCUIT, URIBL_BLOCKED shortcircuit=ham autolearn=disabled version=3.4.0 Received: from localhost.localdomain (LStLambert-657-1-97-87.w90-63.abo.wanadoo.fr [90.63.216.87]) by mail.bootlin.com (Postfix) with ESMTPSA id AD47D207E6; Tue, 22 May 2018 11:40:48 +0200 (CEST) From: Miquel Raynal To: Thomas Gleixner , Jason Cooper , Marc Zyngier , Catalin Marinas , Will Deacon , Andrew Lunn , Gregory Clement , Sebastian Hesselbarth Cc: Rob Herring , Mark Rutland , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Thomas Petazzoni , Antoine Tenart , Maxime Chevallier , Nadav Haklai , Haim Boot , Hanna Hawa , linux-kernel@vger.kernel.org, Miquel Raynal Subject: [PATCH v2 13/16] dt-bindings/interrupt-controller: add documentation for Marvell SEI controller Date: Tue, 22 May 2018 11:40:39 +0200 Message-Id: <20180522094042.24770-14-miquel.raynal@bootlin.com> X-Mailer: git-send-email 2.14.1 In-Reply-To: <20180522094042.24770-1-miquel.raynal@bootlin.com> References: <20180522094042.24770-1-miquel.raynal@bootlin.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Describe the System Error Interrupt (SEI) controller. It aggregates two types of interrupts, wired and MSIs from respectively the AP and the CPs, into a single SPI interrupt. Suggested-by: Haim Boot Signed-off-by: Miquel Raynal --- .../bindings/interrupt-controller/marvell,sei.txt | 50 ++++++++++++++++++++++ 1 file changed, 50 insertions(+) create mode 100644 Documentation/devicetree/bindings/interrupt-controller/marvell,sei.txt diff --git a/Documentation/devicetree/bindings/interrupt-controller/marvell,sei.txt b/Documentation/devicetree/bindings/interrupt-controller/marvell,sei.txt new file mode 100644 index 000000000000..689981036c30 --- /dev/null +++ b/Documentation/devicetree/bindings/interrupt-controller/marvell,sei.txt @@ -0,0 +1,50 @@ +Marvell SEI (System Error Interrupt) Controller +----------------------------------------------- + +Marvell SEI (System Error Interrupt) controller is an interrupt +aggregator. It receives interrupts from several sources and aggregates +them to a single interrupt line (an SPI) on the parent interrupt +controller. + +This interrupt controller can handle up to 64 SEIs, a set comes from the +AP and is wired while a second set comes from the CPs by the mean of +MSIs. Each 'domain' is represented as a subnode. + +Required properties: + +- compatible: should be "marvell,armada-8k-sei". +- reg: SEI registers location and length. +- interrupts: identifies the parent IRQ that will be triggered. + +Child node 'sei-wired-controller' required properties: + +- marvell,sei-ranges: ranges of wired interrupts. +- #interrupt-cells: number of cells to define an SEI wired interrupt + coming from the AP, should be 1. The cell is the IRQ + number. +- interrupt-controller: identifies the node as an interrupt controller. + +Child node 'sei-msi-controller' required properties: + +- marvell,sei-ranges: ranges of non-wired interrupts triggered by way of + MSIs. +- msi-controller: identifies the node as an MSI controller. + +Example: + + sei: sei@3f0200 { + compatible = "marvell,armada-8k-sei"; + reg = <0x3f0200 0x40>; + interrupts = ; + + sei_wired_controller: sei-wired-controller@0 { + marvell,sei-ranges = <0 21>; + #interrupt-cells = <1>; + interrupt-controller; + }; + + sei_msi_controller: sei-msi-controller@21 { + marvell,sei-ranges = <21 43>; + msi-controller; + }; + }; -- 2.14.1