Received: by 2002:ac0:a594:0:0:0:0:0 with SMTP id m20-v6csp1376788imm; Tue, 22 May 2018 03:08:00 -0700 (PDT) X-Google-Smtp-Source: AB8JxZrbjMA1fKQ8DaddWEGph0X80D9roatE9LMqVTSCe4f84XO/ZO45GswMJHFdAMEm92lDLxju X-Received: by 2002:a63:ac1a:: with SMTP id v26-v6mr18891839pge.105.1526983680146; Tue, 22 May 2018 03:08:00 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1526983680; cv=none; d=google.com; s=arc-20160816; b=g67GQaTzXibBI2YlOZLbl/5SeYGloN8SgyzdPiiIbV+fCVUAPmpmDATomjiMGhXN6L Cs4HIiqtYX5uUMded5+fAz2c0ZU1PNCE63jt66WveTaEI+HnB9i0+TEVvtWAj1Jw+hwU I2jjbmfW4c+gJRHeQcO36yGeOk4HZAB0RaT/0U+zUMX2ef4kJouOxEE20fH5k4aATBOm RoZjD/OtPzMGgEwFnJvpMdBv8GU7X3SoEiz5DaH7a5Shv+QmXMO9hEFDCwa6bjNPqeUC NpZ9pX2NTTdoOBTY6TAA1bE282MNkfQqO5vTkP8hT24tKfMdNjpl0tB38rY4QIEpEvtG c16g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :arc-authentication-results; bh=GIZUCC2NviL7oM3owogDMxpmhYx6ngTM3QJvvJbLWzw=; b=feR+sTU+bc0Q0dJIdvZ/4JnoJY93dZSgOrQmvDq2EjzUaxHlzaBeYd8tPsWWfpHfjP SZQ95/40zeLDHEsv8z9+tHsJ4Z6ZyS/C3G0IAKZc2yVQ68C8cpLtgM1tY4tRZRtDgNPk cZIGoXyoYe2/KXMQb9dgYom9TOrNopDfeiRx3Cx82KLUl6TpooY3plehNvZogHwK9kbn uPF8y4rI+fjyfSHRz3fk2CZ28eeD7byMzWtrvap3TZBxahz6qXUvoBEmYxrxN/Xy72OB NmRizT1Y+Kf907bMxxinJA05gf3kkLgPoWVFGaWfJfy1U35V3LFz/1EQZqu349/RzAXC xvQw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id s129-v6si16420480pfc.33.2018.05.22.03.07.45; Tue, 22 May 2018 03:08:00 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751425AbeEVKGa (ORCPT + 99 others); Tue, 22 May 2018 06:06:30 -0400 Received: from relmlor2.renesas.com ([210.160.252.172]:9083 "EHLO relmlie1.idc.renesas.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1751002AbeEVKG2 (ORCPT ); Tue, 22 May 2018 06:06:28 -0400 Received: from unknown (HELO relmlir3.idc.renesas.com) ([10.200.68.153]) by relmlie1.idc.renesas.com with ESMTP; 22 May 2018 19:06:26 +0900 Received: from relmlii1.idc.renesas.com (relmlii1.idc.renesas.com [10.200.68.65]) by relmlir3.idc.renesas.com (Postfix) with ESMTP id 52139800F6; Tue, 22 May 2018 19:06:26 +0900 (JST) X-IronPort-AV: E=Sophos;i="5.49,429,1520866800"; d="scan'208";a="280253427" Received: from unknown (HELO be1yocto.ree.adwin.renesas.com) ([172.29.43.62]) by relmlii1.idc.renesas.com with ESMTP; 22 May 2018 19:06:22 +0900 From: Michel Pollet To: linux-renesas-soc@vger.kernel.org, Simon Horman Cc: phil.edworthy@renesas.com, Michel Pollet , Michel Pollet , Magnus Damm , Rob Herring , Mark Rutland , Michael Turquette , Stephen Boyd , Geert Uytterhoeven , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org Subject: [PATCH v6 0/6] arm: Base support for Renesas RZN1D-DB Board Date: Tue, 22 May 2018 11:01:20 +0100 Message-Id: <1526983321-41949-1-git-send-email-michel.pollet@bp.renesas.com> X-Mailer: git-send-email 2.7.4 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This series adds the plain basic support for booting a bare kernel on the RZ/N1D-DB Board. It's been trimmed to the strict minimum as a 'base', further patches that will add the rest of the support. Special note on the clock driver: Current usage of the clocks on Linux involves Linux 'claiming' all of them, disabling the one it doesn't need and so on. On *this* architecture it can't be done, there is at least one other OS running on the CM3 core that claims it's own clock; Linux can claim some others but definitely not start disabling stuff it isn't supposed to. Thanks for the comments on the previous versions! v6: + Fix for suggestion by Geert Uytterhoeven + Removed "renesas,rzn1" from the board bindings + Removed patches already merged. + Removed reboot driver + Added a whole clock infrastructure. + Rebased on next-20180517 v5: + Given the problems I have with getting in some structure around the sysctrl block, I've removed the MFD, I've now attached the reboot driver on it's own pair of registers. + Rebased on next-20180417 v4: + Fixes for suggestions by Simon Horman + Fixes for suggestions by Jacopo Mondi + Fixes for suggestions by Geert Uytterhoeven + Renamed the r9a06g0xx.dtsi file, given up on trying to get a family common file in, so dropped potential RZ/N1S support and now only focus on RZ/N1D for this patchset. + Added 'always-on' to the architected timer node, because it is. + Added ARCH_R9A06G032, to match others patterns like RCAR + Sorted the .dts files, added empty lines as required. + Fixed patch prefixes to match git-log for bindings&dts + Merged board .dts & Makefile changes together + Rebased on next-20180410 v3: + Fixes for suggestions by Geert Uytterhoeven + Removed SoC Specific renesas,r9a06g032-xxx, as it's not needed for now. + Kept renesas,rzn1 as a family/generic for this family. + Fixed a couple of the commit messages. + Added Geert's Reviewed-By where appropriate. v2: + Fixes for suggestions by Simon Horman + Fixes for suggestions by Rob Herring + Fixes for suggestions by Geert Uytterhoeven + Removed the mach file + Added a MFD base for the sysctrl block + Added a regmap based sub driver for the reboot handler + Renamed the files to match shmobile conventions + Adapted the compatible= strings to reflect 'family' vs 'part' distinction. + Removed the sysctrl.h file entirelly. + Fixed every warnings from the DTC compiler on W=12 mode. + Split the device-tree patches from the code. Michel Pollet (6): dt-bindings: arm: Document the RZN1D-DB board dt-bindings: Add the rzn1-clocks.h file dt-bindings: clock: renesas,rzn1-clocks: document RZ/N1 clock driver ARM: dts: Renesas RZ/N1 SoC base device tree file ARM: dts: Renesas RZN1D-DB Board base file clk: renesas: Renesas RZ/N1 clock driver Documentation/devicetree/bindings/arm/shmobile.txt | 5 +- .../bindings/clock/renesas,rzn1-clocks.txt | 44 ++ arch/arm/boot/dts/Makefile | 1 + arch/arm/boot/dts/r9a06g032-rzn1d400-db.dts | 29 + arch/arm/boot/dts/r9a06g032.dtsi | 86 +++ drivers/clk/renesas/Kconfig | 6 + drivers/clk/renesas/Makefile | 1 + drivers/clk/renesas/rzn1-clocks.c | 814 +++++++++++++++++++++ include/dt-bindings/clock/rzn1-clocks.h | 187 +++++ 9 files changed, 1172 insertions(+), 1 deletion(-) create mode 100644 Documentation/devicetree/bindings/clock/renesas,rzn1-clocks.txt create mode 100644 arch/arm/boot/dts/r9a06g032-rzn1d400-db.dts create mode 100644 arch/arm/boot/dts/r9a06g032.dtsi create mode 100644 drivers/clk/renesas/rzn1-clocks.c create mode 100644 include/dt-bindings/clock/rzn1-clocks.h -- 2.7.4