Received: by 2002:ac0:a594:0:0:0:0:0 with SMTP id m20-v6csp1377908imm; Tue, 22 May 2018 03:09:12 -0700 (PDT) X-Google-Smtp-Source: AB8JxZpybrM5D9nHmYKFobrHzubhaJvK1p7KlwkkIVDxlLVypce/yEmYXoyBsrdW6I5w1hfOKCTS X-Received: by 2002:a65:5607:: with SMTP id l7-v6mr6153557pgs.11.1526983752370; Tue, 22 May 2018 03:09:12 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1526983752; cv=none; d=google.com; s=arc-20160816; b=CKTVrF5n58yT8jKhnOYO6h52o6jWmh+sCzqcQGIdikugegK2NZisrqZausFmZIXgR7 dHj5v1vgmwRcCXhL/1uvvO4Ps+sjtTm0RQ4Pny3obFmJwkdq0kotiGyEQO6EX+WOE3+j FBGmLAGydcvgi/GpnIO9l8APA5u4lBssg52qcq+hFr+pNQoPkIG0qb8MEbrqjmVI043q csjd9rcpVKQ3/EvaWcSsIp3ZeQTIM2dcvNalT+EEhto1YlfieUnHEMKfS83IsQgUT5gO pVVMJgAkifZPtGXUsIKVhYwqkhC196MfmGNkYHHQRWDfGy0GFSlq8u8xZPqgWypbiA6i QtJQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:arc-authentication-results; bh=xL9ep1vLKRO0qwPQQ45ykGet1u44WHdRZBu4KAiEuxY=; b=gChUlmNJ6HunKnBm4K+T4IAzmvAyksYvmwhtOM0HYjtBbODC2rGsWUxVCrpITlpAVn kwukW+pBLntg8Y/rMG9v5uV7/VW9cTolU1zxkY28RHp4fPlfAax/cT0qAW5hhMMGsMpy TXQGvAVoSeJ2EDhXLNg4MGCNSZvbRU6gjc8I01lxHDlugSXwfUUmTNcgkmaqWVu1QsSN wu9y/UB4jpWLZUcBl77ROMJRNeEf6jgGh3tLCJrPz4f6foNrT3VrCWHQ892Be41/ggtu DXHUhQ4c2LT3sQejk7stCijSTbtK4SeCG62EythPpbasGJCoDfmf/xr9H9tBIXvc3qsm 9s+w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 128-v6si12687069pgb.176.2018.05.22.03.08.58; Tue, 22 May 2018 03:09:12 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751527AbeEVKHQ (ORCPT + 99 others); Tue, 22 May 2018 06:07:16 -0400 Received: from relmlor2.renesas.com ([210.160.252.172]:60503 "EHLO relmlie1.idc.renesas.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1751060AbeEVKHM (ORCPT ); Tue, 22 May 2018 06:07:12 -0400 Received: from unknown (HELO relmlir2.idc.renesas.com) ([10.200.68.152]) by relmlie1.idc.renesas.com with ESMTP; 22 May 2018 19:07:10 +0900 Received: from relmlii1.idc.renesas.com (relmlii1.idc.renesas.com [10.200.68.65]) by relmlir2.idc.renesas.com (Postfix) with ESMTP id DAA4E89E7C; Tue, 22 May 2018 19:07:10 +0900 (JST) X-IronPort-AV: E=Sophos;i="5.49,429,1520866800"; d="scan'208";a="280253499" Received: from unknown (HELO be1yocto.ree.adwin.renesas.com) ([172.29.43.62]) by relmlii1.idc.renesas.com with ESMTP; 22 May 2018 19:07:07 +0900 From: Michel Pollet To: linux-renesas-soc@vger.kernel.org, Simon Horman Cc: phil.edworthy@renesas.com, Michel Pollet , Michel Pollet , Magnus Damm , Rob Herring , Mark Rutland , Michael Turquette , Stephen Boyd , Geert Uytterhoeven , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org Subject: [PATCH v6 3/6] dt-bindings: clock: renesas,rzn1-clocks: document RZ/N1 clock driver Date: Tue, 22 May 2018 11:01:23 +0100 Message-Id: <1526983321-41949-4-git-send-email-michel.pollet@bp.renesas.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1526983321-41949-1-git-send-email-michel.pollet@bp.renesas.com> References: <1526983321-41949-1-git-send-email-michel.pollet@bp.renesas.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The Renesas RZ/N1 Family (Part #R9A06G0xx) requires a driver to provide the SoC clock infrastructure for Linux. This documents the driver bindings. Signed-off-by: Michel Pollet --- .../bindings/clock/renesas,rzn1-clocks.txt | 44 ++++++++++++++++++++++ 1 file changed, 44 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/renesas,rzn1-clocks.txt diff --git a/Documentation/devicetree/bindings/clock/renesas,rzn1-clocks.txt b/Documentation/devicetree/bindings/clock/renesas,rzn1-clocks.txt new file mode 100644 index 0000000..0c41137 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/renesas,rzn1-clocks.txt @@ -0,0 +1,44 @@ +* Renesas RZ/N1 Clock Driver + +This driver provides the clock infrastructure used by all the other drivers. + +One of the 'special' feature of this infrastructure is that Linux doesn't +necessary 'own' all the clocks on the SoC, some other OS runs on +the Cortex-M3 core and that OS can access and claim it's own clocks. + +Required Properties: + + - compatible: Must be + - "renesas,r9a06g032-clocks" for the RZ/N1D + and "renesas,rzn1-clocks" as a fallback. + - reg: Base address and length of the memory resource used by the driver + - #clock-cells: Must be 1 + +Examples +-------- + + - Clock driver device node: + + clock: clocks@4000c000 { + compatible = "renesas,r9a06g032-clocks", + "renesas,rzn1-clocks"; + reg = <0x4000c000 0x1000>; + status = "okay"; + #clock-cells = <1>; + }; + + + - Other drivers can use the clocks as in: + + uart0: serial@40060000 { + compatible = "snps,dw-apb-uart"; + reg = <0x40060000 0x400>; + interrupts = ; + reg-shift = <2>; + reg-io-width = <4>; + clocks = <&clock RZN1_CLK_UART0>; + clock-names = "baudclk"; + }; + Note the use of RZN1_CLK_UART0 -- these constants are declared in + the rzn1-clocks.h header file. These are not hardware based constants + and are Linux specific. -- 2.7.4