Received: by 2002:ac0:a594:0:0:0:0:0 with SMTP id m20-v6csp357679imm; Tue, 22 May 2018 20:50:59 -0700 (PDT) X-Google-Smtp-Source: AB8JxZo9WPfmuvwmj3APBFKHVQq72wOfT53s+/g5WuIdAR5yA1yNFM3dgso6cwiriN98lkK29S56 X-Received: by 2002:a65:4887:: with SMTP id n7-v6mr961947pgs.215.1527047459080; Tue, 22 May 2018 20:50:59 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1527047459; cv=none; d=google.com; s=arc-20160816; b=ygqiPyq9yqkF9SBXhGT+GtwxuJa9YOA7IRXXspASCWwvFn/hYbBHCC74r8xS4lFTYs +x6+QUf3JjZE08Az9fhyDNpQ8rT7iQQeXow7DkKDfflJqrxYtkX4rBPHj8p6UUMV8LYA FLVy+E3/DAQRyIdEafz9eQCmNeQTnTUwiJWS+vlvEGzJlnkUY5JJTQFdonxZ6G2gQ/qw R4NwRyd2KDnyPebECkePAs4LtAsnd3MphB5Izt+/zglnVfDX3DduUIV1p5D2KOPVLpWj F+6WcJgbNk8SnX/QZpN1gjIjdVn5RL/LDYONO51xDleIDwvLjVHjNnjA++k7JH6/e95m FCbA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dmarc-filter:dkim-signature:dkim-signature :arc-authentication-results; bh=aKqlX3jkc0KqCvbQSOcXN2wo9Ul5K0rHri7lYo0DeA4=; b=BAG9HlIqdBtxncIA1E5GyjHoFMdf78GcLzKQndg2vkG0KUiYfamEialUS3siE08apv DRYjxtmhmAQHqtFnklpBHqH0xM8ne2ZhR44enS7KiLWkAcSks6oS8t/FFObkOup6HhMz NgExMVzSh+lGdXJdpyK7dOUXtpxyjIA9C70g/ISmVpjKLpdf8myeSvCBHRPFMXlHP0cO v16n5JXSttkIUxVqFAuMNct5U6lm6OrOKI6D6S6ox2t5BBU8IhXX/hXcpG8B5w4h/bTQ CKOAikeHsszkIU2wB5MeMPPwDSseiKdnLSj9whyv9XgTz/LQf+6p9zxjgAqTtePmwtiS wwIQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=Bn5aMann; dkim=pass header.i=@codeaurora.org header.s=default header.b=Tjc56+qK; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 189-v6si14214021pgi.254.2018.05.22.20.50.43; Tue, 22 May 2018 20:50:59 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=Bn5aMann; dkim=pass header.i=@codeaurora.org header.s=default header.b=Tjc56+qK; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753871AbeEWDr0 (ORCPT + 99 others); Tue, 22 May 2018 23:47:26 -0400 Received: from smtp.codeaurora.org ([198.145.29.96]:56486 "EHLO smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753787AbeEWDrY (ORCPT ); Tue, 22 May 2018 23:47:24 -0400 Received: by smtp.codeaurora.org (Postfix, from userid 1000) id 595FC607A2; Wed, 23 May 2018 03:47:24 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1527047244; bh=Ct3wdUSe0erUS0hm9ComcHyYC4SrCpx2XJ9CRzs5WHc=; h=From:To:Cc:Subject:Date:From; b=Bn5aMann/DmX7mjOlUbvh22uqJE0ylcbtuBUWM/Ci/74BJPuxmP7rA3oMnaBneQNk mT5jUVXvs9uu1/+UytCgyaDIz0lLO8OpYPaE/4iBM2mI5pn9kKECJm4TklO0wybvir fO7E+F+PQs4wKdNyxFMWGXTiotwakjR+qV9kObgI= X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on pdx-caf-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.8 required=2.0 tests=ALL_TRUSTED,BAYES_00, DKIM_SIGNED,T_DKIM_INVALID autolearn=no autolearn_force=no version=3.4.0 Received: from CANG02.ap.qualcomm.com (unknown [180.166.53.21]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: cang@smtp.codeaurora.org) by smtp.codeaurora.org (Postfix) with ESMTPSA id 1432C60314; Wed, 23 May 2018 03:47:20 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1527047243; bh=Ct3wdUSe0erUS0hm9ComcHyYC4SrCpx2XJ9CRzs5WHc=; h=From:To:Cc:Subject:Date:From; b=Tjc56+qK0b4oxLy0P6ybBPfCvXtRI8XZeYvCoMZUpg3gB0MefZXR+/O3VUcQN65PX 2UlvlK25I6J+02xZwLqHt7DjYtgKsM5jpUBhm+R3C1OIUZAADBLQmZZZV9vTC+l6xq 86O2Uo7JEZDC0lbZpEHVRjmcpp9BTfZpKw9S+7a8= DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org 1432C60314 Authentication-Results: pdx-caf-mail.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: pdx-caf-mail.web.codeaurora.org; spf=none smtp.mailfrom=cang@codeaurora.org From: Can Guo To: subhashj@codeaurora.org, asutoshd@codeaurora.org, vivek.gautam@codeaurora.org, mgautam@codeaurora.org, kishon@ti.com, robh+dt@kernel.org, mark.rutland@arm.com Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Can Guo Subject: [PATCH v5 0/3] Support for Qualcomm UFS QMP PHY on SDM845 Date: Wed, 23 May 2018 11:47:09 +0800 Message-Id: <20180523034712.3420-1-cang@codeaurora.org> X-Mailer: git-send-email 2.15.0.windows.1 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch series adds support for UFS QMP PHY on SDM845 and the compatible string for it. This patch series depends on the current proposed QMP V3 USB3 UNI PHY support for sdm845 driver [1], on the DT bindings for the QMP V3 USB3 PHYs based dirver [2], and also rebased on updated pipe_clk initialization sequence [3]. This series can only be merged once the dependent patches do. [1] http://lists-archives.com/linux-kernel/29071659-dt-bindings-phy-qcom-qmp-update-bindings-for-sdm845.html [2] http://lists-archives.com/linux-kernel/29071660-phy-qcom-qmp-add-qmp-v3-usb3-uni-phy-support-for-sdm845.html [3] https://patchwork.kernel.org/patch/10376551/ Changes since v4: - Adds 'ref_aux' clock back to SDM845 UFS PHY clock list. - Power on PHY before serdes configuration starts. - Updates the UFS PHY initialization sequence. - Updates a few UFS PHY registers. - Incorporated review comments from Vivek and Manu. Changes since v3: - Incorporated review comments from Vivek and Rob. Changes since v2: - Incorporated review comments from Vivek and Rob. - Remove "ref_aux" from sdm845 ufs phy clock list structure. Changes since v1: - Incorporated review comments from Vivek and Manu. - Update the commit title of patch 2. Can Guo (3): phy: Power on PHY before start Serdes configuration phy: Add QMP phy based UFS phy support for sdm845 dt-bindings: phy-qcom-qmp: Add UFS phy compatible string for sdm845 .../devicetree/bindings/phy/qcom-qmp-phy.txt | 4 +- drivers/phy/qualcomm/phy-qcom-qmp.c | 209 +++++++++++++++++++-- drivers/phy/qualcomm/phy-qcom-qmp.h | 15 ++ 3 files changed, 215 insertions(+), 13 deletions(-) -- The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum, a Linux Foundation Collaborative Project