Received: by 2002:ac0:a594:0:0:0:0:0 with SMTP id m20-v6csp1522346imm; Wed, 23 May 2018 18:27:08 -0700 (PDT) X-Google-Smtp-Source: AB8JxZoi3ba03LfzKl64NAJafrXZMki38/aPsWq3uASPKgpohgF3K+F4JMN04e5tgyOSBIWsVVIr X-Received: by 2002:a17:902:b490:: with SMTP id y16-v6mr5130540plr.92.1527125228192; Wed, 23 May 2018 18:27:08 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1527125228; cv=none; d=google.com; s=arc-20160816; b=vL1YDclmnMpG0LPoS7t1hL9xIuv6tZhzwoIKOH2CBQ0qpyEQUCHTpmLvuAgWyGb/xq f6gDYlAaeuJBL8V9TbyGLqG5EsSBvm3ZpSCtAT2zjUXhQ6tou+8Ou+69T2Y7rM8WrhLh 8QNRhcuVpQX0SoCmO3BkklsAggwUuCG9p4XyrqNp4RvGZLKJ1qEPXDo9RzEESt4EO6it 27azsPQkdloQZk9P7UNCvSIohU79ZUQ6BwwPxvxtdRa97AhWfm3uWyQ3h/j0ArYOzG2L mUfy30T1egv1bmPED5zegt8enS3h71nx/pG4AoY1XSfDxOlcnbwWr7Pl7OtiRKgaY0yx mAIQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:date:cc:to:from:subject:message-id :arc-authentication-results; bh=/iYaBrQEJnnosHz42CDxNdOPeZS2Yi7OiITueVkxa0U=; b=MerOOzNEkeKWgXgBjH99C9ppAPX6HAquJyaVUir0fzQpVuvWXUFDp4edT13BLJ4ugQ bBOxKScA+LjfBuCDtxnHasZqKdgNFNO/85fG2txDTIJ7D01YNAclU+vhTqtmh5Mr/Vv+ KGD6Y8tlWhU8p9sD61AunmN7sQ+j64Iv8IVawKof7txMvKs4tHgon4yUJIjjHVMa0MGS ygxi+iKoFGsjLhKK7Yz7lCNu1Ue+ljVycFoyv5YjevybcxXvgoULeigYmh7dQWovyiwe Y2x2BLJM7DztLpuqouPfjOAOM3LvRO3mlcXwIWtPxSrvpR/SQ1kXoXeg3Iizd6RiIK9K RF1g== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w10-v6si20071076pfg.174.2018.05.23.18.26.52; Wed, 23 May 2018 18:27:08 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S935229AbeEXB0p (ORCPT + 99 others); Wed, 23 May 2018 21:26:45 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:48013 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S935109AbeEXB0o (ORCPT ); Wed, 23 May 2018 21:26:44 -0400 X-UUID: aac887fa17554ad0b86689d3af60da13-20180524 Received: from mtkcas06.mediatek.inc [(172.21.101.30)] by mailgw01.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 2023125578; Thu, 24 May 2018 09:26:39 +0800 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs03n1.mediatek.inc (172.21.101.181) with Microsoft SMTP Server (TLS) id 15.0.1210.3; Thu, 24 May 2018 09:26:37 +0800 Received: from [172.21.77.4] (172.21.77.4) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1210.3 via Frontend Transport; Thu, 24 May 2018 09:26:37 +0800 Message-ID: <1527125197.6406.10.camel@mtksdaap41> Subject: Re: [PATCH v2 2/4] drm/mediatek: Add support for mediatek SOC MT2712 From: CK Hu To: Stu Hsieh CC: Philipp Zabel , David Airlie , Matthias Brugger , , , , , Date: Thu, 24 May 2018 09:26:37 +0800 In-Reply-To: <1527067696.19074.28.camel@mtksdaap41> References: <20180523022517.12103-1-stu.hsieh@mediatek.com> <20180523022517.12103-3-stu.hsieh@mediatek.com> <1527053036.10410.18.camel@mtksdaap41> <1527067696.19074.28.camel@mtksdaap41> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.10.4-0ubuntu2 MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, Stu: On Wed, 2018-05-23 at 17:28 +0800, Stu Hsieh wrote: > On Wed, 2018-05-23 at 13:23 +0800, CK Hu wrote: > > Hi, Stu: > > > > I've some inline comment. > > > > On Wed, 2018-05-23 at 10:25 +0800, Stu Hsieh wrote: > > > This patch add support for the Mediatek MT2712 DISP subsystem. > > > There are two OVL engine and three disp output in MT2712. > > > > > > Signed-off-by: Stu Hsieh > > > --- > > > drivers/gpu/drm/mediatek/mtk_drm_ddp.c | 50 +++++++++++++++++++++++++++-- > > > drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c | 8 +++-- > > > drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.h | 7 ++-- > > > drivers/gpu/drm/mediatek/mtk_drm_drv.c | 47 +++++++++++++++++++++++++-- > > > drivers/gpu/drm/mediatek/mtk_drm_drv.h | 7 ++-- > > > 5 files changed, 108 insertions(+), 11 deletions(-) > > > > > > +#define MT2712_MUTEX_MOD_DISP_AAL0 BIT(20) > > > +#define MT2712_MUTEX_MOD_DISP_UFOE BIT(22) > > > +#define MT2712_MUTEX_MOD_DISP_PWM0 BIT(23) > > > +#define MT2712_MUTEX_MOD_DISP_PWM1 BIT(24) > > > +#define MT2712_MUTEX_MOD_DISP_PWM2 BIT(10) > > > +#define MT2712_MUTEX_MOD_DISP_OD0 BIT(25) > > > +/* modules more than 32, add BIT(31) when using DISP_REG_MUTEX_MOD2 bit */ > > > +#define MT2712_MUTEX_MOD2_DISP_AAL1 (BIT(1) | BIT(31)) > > > > I think a better definition is > > > > #define MT2712_MUTEX_MOD2_DISP_AAL1 BIT(33) > > > > when you need to access this register, > > > > if (ddp->mutex_mod[id] < BIT(32)) { > > offset = DISP_REG_MUTEX_MOD(mutex->id); > > reg = readl_relaxed(ddp->regs + offset); > > reg |= ddp->mutex_mod[id]; > > writel_relaxed(reg, ddp->regs + offset); > > } else { > > offset = DISP_REG_MUTEX_MOD2(mutex->id); > > reg = readl_relaxed(ddp->regs + offset); > > reg |= (ddp->mutex_mod[id] >> 32); > > writel_relaxed(reg, ddp->regs + offset); > > } > > > > because DISP_REG_MUTEX_MOD BIT(31) could be used for some module. > > This modification is workable, but result some build warning like > following: > 1. #define BIT(nr) (1UL << (nr)) in include/linux/bitops.h > 2. [DDP_COMPONENT_AAL1] = MT2712_MUTEX_MOD2_DISP_AAL1, > => we need to modify the definition about "static const unsigned int > mt2712_mutex_mod" > Currently, mutex_mod is a bitwise definition. I think it could be changed to index definition such as #define MT2712_MUTEX_MOD_DISP_PWM2 10 #define MT2712_MUTEX_MOD_DISP_OD0 25 #define MT2712_MUTEX_MOD2_DISP_AAL1 33 when you need to access this register, if (ddp->mutex_mod[id] < 32) { offset = DISP_REG_MUTEX_MOD(mutex->id); reg = readl_relaxed(ddp->regs + offset); reg |= 1 << ddp->mutex_mod[id]; writel_relaxed(reg, ddp->regs + offset); } else { offset = DISP_REG_MUTEX_MOD2(mutex->id); reg = readl_relaxed(ddp->regs + offset); reg |= 1 << (ddp->mutex_mod[id] - 32); writel_relaxed(reg, ddp->regs + offset); } Regards, CK > > > +#define MT2712_MUTEX_MOD2_DISP_OD1 (BIT(2) | BIT(31)) > > > + > > > #define MT2701_MUTEX_MOD_DISP_OVL BIT(3) > > > #define MT2701_MUTEX_MOD_DISP_WDMA BIT(6) > > > #define MT2701_MUTEX_MOD_DISP_COLOR BIT(7) > > > @@ -74,6 +96,7 @@ > > > > > > > > > > > >