Received: by 2002:ac0:a594:0:0:0:0:0 with SMTP id m20-v6csp3262602imm; Fri, 25 May 2018 02:37:25 -0700 (PDT) X-Google-Smtp-Source: AB8JxZrjJqwIRgwEGE6+974e4Nabjbj5Loq9vNAy2qP3OWPj3kGapD1Z7/jUfU5VyaouvpznwG34 X-Received: by 2002:a63:2b46:: with SMTP id r67-v6mr1358472pgr.89.1527241045115; Fri, 25 May 2018 02:37:25 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1527241045; cv=none; d=google.com; s=arc-20160816; b=HE/y6xFBRGhS1EDKDPvHYLcIqMw5BBB/RBrv+TOUitONirWPNW9QPChmCvWGkZe1l7 paxaSB13myXJotGUG00PItpeLm94eW/gSjqg5PkJM094z43b7FycgWLAQx6hoC/ZCjnD ghAOoAVz5v7qSwjHpBvquzYm4UM66dPEpDGJL2quEtD8N62t8bQscjINSTZazfrRxUyW AW2ifgex+wLi7qq3nVL+TJj+PD6ay1/eMoNiT6g7IivNfNAk1pAwgii5xqudXzDYm17P H3Kziji5EZfP7GYTm60ZSu1SFQ+yuIHTVNYqZSxoeYuks4SlzecUHz8cIgTR0axzdM5l NtDA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:content-transfer-encoding :references:in-reply-to:date:cc:to:from:subject:message-id :arc-authentication-results; bh=FZKialaJNwG+SZL2clK5lLZ+6TmbQMGR0wnC+bPd8oM=; b=lBui71YvkP5UlU/9JAf+WLTs79tISoYYKujXd0Dd77sbr+G6Rectz7P8M5gdRt0cct QV8laCaYMIPzXV0S4Va+xbLf44x+A+y9f6ovvRyNzkKtjicjAqo7gOGFKW0vavWC3f6V af37HtCFMq8zyc1L6UtznwpCVm5OWLMAAL58dYQUBeIxGGmNfW4ZlDZ8lZG8LeJPaPYH kBYfFxDED1PbBZIuJWcXqDoRBlJET7Ci1HtA3MP9mxltmdwboETfMZYE7Mh/dayf9VNO UFEwonMTOBy4Xv9Rrs6ZPwr/MH18EvYOgTIB/EjuepSR0JcCWjKvchgQGSVonGpYJiEb 6XsQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b4-v6si22726742plr.582.2018.05.25.02.37.10; Fri, 25 May 2018 02:37:25 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S965291AbeEYJhA (ORCPT + 99 others); Fri, 25 May 2018 05:37:00 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:21062 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S965130AbeEYJg7 (ORCPT ); Fri, 25 May 2018 05:36:59 -0400 X-UUID: 35ef2e40736841bbbd4bc3349ab92910-20180525 Received: from mtkcas08.mediatek.inc [(172.21.101.126)] by mailgw01.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 530417195; Fri, 25 May 2018 17:36:55 +0800 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs03n1.mediatek.inc (172.21.101.181) with Microsoft SMTP Server (TLS) id 15.0.1210.3; Fri, 25 May 2018 17:36:53 +0800 Received: from [172.21.84.99] (172.21.84.99) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1210.3 via Frontend Transport; Fri, 25 May 2018 17:36:53 +0800 Message-ID: <1527241013.11190.11.camel@mtksdccf07> Subject: Re: [PATCH v3 3/8] drm/mediatek: add connection from OD1 to RDMA1 From: Stu Hsieh To: CK Hu CC: Philipp Zabel , David Airlie , Rob Herring , Mark Rutland , Matthias Brugger , , , , , , Date: Fri, 25 May 2018 17:36:53 +0800 In-Reply-To: <1527218776.27165.5.camel@mtksdaap41> References: <1527215665-11937-1-git-send-email-stu.hsieh@mediatek.com> <1527215665-11937-4-git-send-email-stu.hsieh@mediatek.com> <1527218776.27165.5.camel@mtksdaap41> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.2.3-0ubuntu6 Content-Transfer-Encoding: 7bit MIME-Version: 1.0 X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, CK: For this patch, I would move it after "add ddp component OD1" And add this line "#define OD1_MOUT_EN_RDMA1 BIT(16)" from the path "Add support for mediatek SOC MT2712" to this patch Regards, Stu On Fri, 2018-05-25 at 11:26 +0800, CK Hu wrote: > Hi, Stu: > > On Fri, 2018-05-25 at 10:34 +0800, stu.hsieh@mediatek.com wrote: > > From: Stu Hsieh > > > > This patch add the connection from OD1 to RDMA1 for ext path. > > > > Reviewed-by: CK Hu > > > Signed-off-by: Stu Hsieh > > --- > > drivers/gpu/drm/mediatek/mtk_drm_ddp.c | 3 +++ > > 1 file changed, 3 insertions(+) > > > > diff --git a/drivers/gpu/drm/mediatek/mtk_drm_ddp.c b/drivers/gpu/drm/mediatek/mtk_drm_ddp.c > > index 47ffa240bd25..0f568dd853d8 100644 > > --- a/drivers/gpu/drm/mediatek/mtk_drm_ddp.c > > +++ b/drivers/gpu/drm/mediatek/mtk_drm_ddp.c > > @@ -151,6 +151,9 @@ static unsigned int mtk_ddp_mout_en(enum mtk_ddp_comp_id cur, > > } else if (cur == DDP_COMPONENT_GAMMA && next == DDP_COMPONENT_RDMA1) { > > *addr = DISP_REG_CONFIG_DISP_GAMMA_MOUT_EN; > > value = GAMMA_MOUT_EN_RDMA1; > > + } else if (cur == DDP_COMPONENT_OD1 && next == DDP_COMPONENT_RDMA1) { > > + *addr = DISP_REG_CONFIG_DISP_OD_MOUT_EN; > > + value = OD1_MOUT_EN_RDMA1; > > } else if (cur == DDP_COMPONENT_RDMA1 && next == DDP_COMPONENT_DPI0) { > > *addr = DISP_REG_CONFIG_DISP_RDMA1_MOUT_EN; > > value = RDMA1_MOUT_DPI0; > >