Received: by 2002:ac0:a594:0:0:0:0:0 with SMTP id m20-v6csp3308567imm; Fri, 25 May 2018 03:32:22 -0700 (PDT) X-Google-Smtp-Source: AB8JxZr3QZ6oaTP24Th07G7w274xATqV6G4dXfIkppVhMjKEwUrwN6rTEIoP/Ecsb1WLp86X7euM X-Received: by 2002:a63:6945:: with SMTP id e66-v6mr1556229pgc.306.1527244342554; Fri, 25 May 2018 03:32:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1527244342; cv=none; d=google.com; s=arc-20160816; b=ZhEpsasrS/W4zM+EoXNZqpxMPh41Wq74LPkDoqf81lkf6hV1sYlbumpoB+2+3F57gY 9ygpsDmPorUUzB2Wd+rOiWlZ74s2jdzghYsT87DIaQCX8TUwVxJrrhi36MMVhy3sPtm5 Y7NxijDEMYlubx8qTgCoH5uG8l2sX2XEMPwEIoorZ7brREHZFZ3g1RYbXtr4n9QdIWs6 9SyvsJbaVaQVORtQVuNABFU+1v8tHKhtvY3KjUNoenJgrQX1c92yHX2kOOs2r6VAiM5x zoB50ffLD+nA+Ln33S1UdagHOZxokAPYEmX4FnPK326HmW61klameHa3L6rRHEs15W7U hYig== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:cc:to:subject :message-id:date:from:references:in-reply-to:mime-version :dkim-signature:arc-authentication-results; bh=BbkjLU/XS/yOo4ggh6usNnOCc5WvzZAPUi580y6cWuw=; b=hTP8PPUEOs5MzpqKi0pVXq+UCzVqcySyqYTG036bgS3r+wrKhFsoJzgBdupxwDvByc S9mPwDU3DHcGYinurgCb4r/En3KS77cxv17rz3WskeoEz5A3qWYiduADL+h/7AlroYtO UDK1sH9KJ8o0BAn1TJ2sJ6siMaqqnlrMKQ6HHR3VoFjYa/+SvAKqYDqx7nvR5+wau6Xn o7OYcbIGhsIL2YpSTwlTV/5rk849cRj1iC2Axtb8q/2LgajOX9/s3hy+YY1+6pB5dBUL 1mNPdHzij6qT6XKzIa01bCsTml+XefQAgb3rDDgZzDp8Reby76+lD9zsFHfbsNCNJuA6 uWaQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@gmail.com header.s=20161025 header.b=Z4FGD1yw; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id u6-v6si22302864pfm.183.2018.05.25.03.32.07; Fri, 25 May 2018 03:32:22 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=fail header.i=@gmail.com header.s=20161025 header.b=Z4FGD1yw; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S965774AbeEYKbs (ORCPT + 99 others); Fri, 25 May 2018 06:31:48 -0400 Received: from mail-vk0-f67.google.com ([209.85.213.67]:40770 "EHLO mail-vk0-f67.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S965255AbeEYKbp (ORCPT ); Fri, 25 May 2018 06:31:45 -0400 Received: by mail-vk0-f67.google.com with SMTP id e67-v6so2856227vke.7; Fri, 25 May 2018 03:31:45 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=mime-version:sender:in-reply-to:references:from:date:message-id :subject:to:cc:content-transfer-encoding; bh=BbkjLU/XS/yOo4ggh6usNnOCc5WvzZAPUi580y6cWuw=; b=Z4FGD1ywvmXKLqGi5NNxmsUGm7AZlTY/4HnqlzErWwmzM3NMt+GRaKb2/F1R4vinzN UIo/pXrjMui6/LuaSr/sVArdf+DpEctfauo2CKh0RaBXdddDGOPXf/uW6J3AmFXF/UjK FW0OqEaWQVEVF/QNZE04wSY9V4T3umXOYrmnA2ZP+269bUFML6ZZh8CS81U5U89QSO9A B5Ldaq5/b31R9LYApJisWW5HhKnh+0h39p1mjiB0e7IpThW1yuvJov/4zVhNj4P3/gMM MhzOGhgNMftU/J/lhsWdZ5replBYK/4cyXOcA2D7rszb6uoFPZoJsy/8gUQ18FeButRQ 9RaQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:sender:in-reply-to:references:from :date:message-id:subject:to:cc:content-transfer-encoding; bh=BbkjLU/XS/yOo4ggh6usNnOCc5WvzZAPUi580y6cWuw=; b=qIswQCyic0JObiHn1X/cDUx+usgFjRbipvsx7dMemIOYDjePJ/3hJPqTEp0xGi105a USDvQEnSJFqb8Ug375ozZ+6CpnlXCZA0Mjt7pP+hKIlkerTKNmrpmNmUlaa21c6x/RJ+ 3r95mf6+UVDDyXYNsCF/5iJXFNkQGtpEv+OmnSZGMqg6xQZpuW5+BcRQ43ACiPExZuw2 b7XasIKaYYk2O2yvFYLDBu8DJz6HQooOIuGu7r2ytUkGchYqxAIP/hxnuZHCrVPLou5/ 6wvr0n0MxzC32DrGTZl5MYuQMokkuAZkpN1+q3JDETSf5PpW+pt9foDyXC3MMsJGWMsZ ZIqw== X-Gm-Message-State: ALKqPwcnLlnRfRyPkyf7FQla6WDrLmkIOZNO1imHobMFEQPi9Uc0dZ/R 8WWMblBA/fMJE84KFvtACaJ1KNiv9v49RXwlSKh3B1Ku X-Received: by 2002:a1f:e686:: with SMTP id d128-v6mr1013845vkh.176.1527244303795; Fri, 25 May 2018 03:31:43 -0700 (PDT) MIME-Version: 1.0 Received: by 2002:a67:7a0a:0:0:0:0:0 with HTTP; Fri, 25 May 2018 03:31:43 -0700 (PDT) In-Reply-To: <1527154169-32380-2-git-send-email-michel.pollet@bp.renesas.com> References: <1527154169-32380-1-git-send-email-michel.pollet@bp.renesas.com> <1527154169-32380-2-git-send-email-michel.pollet@bp.renesas.com> From: Geert Uytterhoeven Date: Fri, 25 May 2018 12:31:43 +0200 X-Google-Sender-Auth: qbW57B3bA4KJZeX4bdIFHs4eBDM Message-ID: Subject: Re: [PATCH v7 1/5] dt-bindings: Add the r9a06g032-sysctrl.h file To: Michel Pollet Cc: Linux-Renesas , Simon Horman , Phil Edworthy , Michel Pollet , Michael Turquette , Stephen Boyd , Rob Herring , Mark Rutland , Geert Uytterhoeven , linux-clk , "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , Linux Kernel Mailing List Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Michel, On Thu, May 24, 2018 at 11:28 AM, Michel Pollet wrote: > This adds the constants necessary to use the renesas,r9a06g032-sysctrl no= de. > > Signed-off-by: Michel Pollet Thanks for your patch! > --- /dev/null > +++ b/include/dt-bindings/clock/r9a06g032-sysctrl.h You can still call this file r9a06g032-clocks.h, if you want, as it contains clock definitions only. > @@ -0,0 +1,187 @@ > +/* SPDX-License-Identifier: GPL-2.0 */ > +/* > + * R9A06G032 sysctrl IDs > + * > + * Copyright (C) 2018 Renesas Electronics Europe Limited > + * > + * Michel Pollet , > + * Derived from zx-reboot.c > + */ > + > +#ifndef __DT_BINDINGS_R9A06G032_SYSCTRL_H__ > +#define __DT_BINDINGS_R9A06G032_SYSCTRL_H__ > + > +#define R9A06G032_CLKOUT 0 > +#define R9A06G032_CLK_PLL_USB 1 > +#define R9A06G032_CLK_48 1 /* AKA CLK_PLL_USB */ > +#define R9A06G032_CLKOUT_D10 2 > +#define R9A06G032_CLKOUT_D16 3 > +#define R9A06G032_MSEBIS_CLK 3 /* AKA CLKOUT_D16 */ > +#define R9A06G032_MSEBIM_CLK 3 /* AKA CLKOUT_D16 */ > +#define R9A06G032_CLKOUT_D160 4 > +#define R9A06G032_CLKOUT_D1OR2 5 > +#define R9A06G032_CLK_DDRPHY_PLLCLK 5 /* AKA CLKOUT_D1OR2 */ [...] I have 3 comments: 1. I had expected this list to match (both name- and order-wise) Appendix C ("Clock Tree Structure") in the RZ/N1[DSL] User=E2=80=99s Manual: Sy= stem Introduction, Multiplexing, Electrical and Mechanical Information. That would make it easier to review. 2. These definitions seems to be a mix of: 1. Internal core clocks, 2. Other core clocks, 3. Module clocks. The internal clocks do not need to be referenced from DT, so I would not make them part of the DT bindings. 3. It looks like the module clocks can be referred to by register offset and bit position, which is similar to how this is handled on R-Car SoCs. Perhaps you can just drop the definitions for these from the header file, and refer to them by (combined) register offset and bit position instead? Or am I missing something? I believe this can also be done for the module resets (later). Thanks again! Gr{oetje,eeting}s, Geert --=20 Geert Uytterhoeven -- There's lots of Linux beyond ia32 -- geert@linux-m68k= .org In personal conversations with technical people, I call myself a hacker. Bu= t when I'm talking to journalists I just say "programmer" or something like t= hat. -- Linus Torvalds