Received: by 2002:ac0:a594:0:0:0:0:0 with SMTP id m20-v6csp3311553imm; Fri, 25 May 2018 03:35:53 -0700 (PDT) X-Google-Smtp-Source: AB8JxZpVnZ3fHLbmiJV5guBpkJ+wW7KZfO3yPAtc9csxzqMk/5KNFK5E/DyzNaB3siknfmJVL664 X-Received: by 2002:a65:5d8e:: with SMTP id f14-v6mr1572051pgt.25.1527244553228; Fri, 25 May 2018 03:35:53 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1527244553; cv=none; d=google.com; s=arc-20160816; b=eGOx9bphD61S08wjklqIGKd5TRJhkB3Tic1ydDDNIZXAuajb3dmAeZsV/D1/i8/fiz l8aiV8GwQqzrSV04uve1g8v3CuPDVmvzU9qwgPtxHn9kUtvCnawTZhqUeVvCHrXaMwWW GB4NNPpCbMVXVUbzFW27m7R6ZjPwhPkICEWe9t1pFl++GxYZC+XJJUhtfmuaTTJIuWog x7RYBzlUmW2KglLq8iz+rxSwU683Tl/8zuuPRVR2/B2qiSoGFRAlh7p0m/2+Knu8XwOW PyqVExA3q94Tk+uYzrp6R+EopqV25hyChmFziYDAXnKslGYj/of2oavT/c8b9i0hUn+k UfIQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:references :in-reply-to:message-id:date:subject:cc:to:from:dkim-signature :arc-authentication-results; bh=E2HKXippyVkGrl+lPcppBNoccBl+jBwZ7dEga8KQWbo=; b=Cgq0VEEwhndKg4smbSnSGgrhfYjxH6UOm1hAbjxi4dvXrMXxpSvXDzDohnklbaHjLm 915DhT6M449sdD+JU95l/TTIEU17qSVwy+X9aMiBz9WiS+ApDzti9i85kgQNUuO7fN57 8jvYn3tNYLRPe9BlcGzuGeejnlGq10F/LFp3W8oVVxJPReXm9LrRJ0T04FLk50TIv+il KK75CRAqJswXo3J/+LJo4pmCTWXEuV+Yh2q4flVx8Vlj2a2V7RJlXC0SULvs4PdGqCZT V4f2DrVRwGc/7GPx5lB5BBqfrQQ7yWudA0kKnW5YOAWuGiQzgxHJVOdk1LrRgdyOmjZw iFsw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=fi1OZbjT; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j11-v6si722612pgn.129.2018.05.25.03.35.38; Fri, 25 May 2018 03:35:53 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=fi1OZbjT; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S966436AbeEYKfA (ORCPT + 99 others); Fri, 25 May 2018 06:35:00 -0400 Received: from mail-pg0-f67.google.com ([74.125.83.67]:32827 "EHLO mail-pg0-f67.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S966217AbeEYKck (ORCPT ); Fri, 25 May 2018 06:32:40 -0400 Received: by mail-pg0-f67.google.com with SMTP id e21-v6so2135766pgv.0 for ; Fri, 25 May 2018 03:32:39 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :in-reply-to:references; bh=E2HKXippyVkGrl+lPcppBNoccBl+jBwZ7dEga8KQWbo=; b=fi1OZbjTGK8fdMoZDjxQCzrARcDL1zGPqPpdtIMAsByf4QiH1Y81UGTQLSTf0Q99ku FtOe8StrbvS2ti1AjOUxOTLlmN3vYVzBD1hK3iPt8tSKrIN582Zj5lR94ndzhaCIVQrQ ZaRopa684s/eAmmNJ3zTf+VqtGIR8nVaxLk8k= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:in-reply-to:references; bh=E2HKXippyVkGrl+lPcppBNoccBl+jBwZ7dEga8KQWbo=; b=OHXKpjV7R4xs2raKbV3GdeRoY49xK8VhgfyqDb+E/NvotQrjXr5D4qleUq+/2fmLvi 4WkA4gHyZLmRYTlChb8NLyfCgtFFDVFMPNPJNOJA+s78DMlMSJY/halGJPnGlKQ5z5CB 67Pak1tAgFXZGtIjHvUdpAskIfxoDXfxaoVEo5wjWwFz7CsEv1F/GHxb36ja4pUVJtJt 4seKu93mLo5zoRowfptx6EWTHi4pFttXoB7C3YknyG7XgE9cQHPrRayX3LzEqCMrXhtD N+k+Avj1Tm7IhlkuxDtqu/9O4kSvxRsfZKGp9741wUpwE1PgCxsAQDOYSp3SbUBpw0fR 6Exg== X-Gm-Message-State: ALKqPwer80m5p4OnbjcPyTp/B7CxRWngcfICjxacWUc0c5Q4D8KGa0S9 s5j40zDJneHqT3V6dXahT59wVw== X-Received: by 2002:a63:6e88:: with SMTP id j130-v6mr1533417pgc.200.1527244359405; Fri, 25 May 2018 03:32:39 -0700 (PDT) Received: from localhost ([122.172.112.176]) by smtp.gmail.com with ESMTPSA id p24-v6sm48727906pfk.58.2018.05.25.03.32.38 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 25 May 2018 03:32:38 -0700 (PDT) From: Viresh Kumar To: arm@kernel.org, Rob Herring , Mark Rutland , Kukjin Kim , Krzysztof Kozlowski Cc: Viresh Kumar , Vincent Guittot , ionela.voinescu@arm.com, Daniel Lezcano , chris.redpath@arm.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-samsung-soc@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH 07/15] arm: dts: exynos: Add missing cooling device properties for CPUs Date: Fri, 25 May 2018 16:01:53 +0530 Message-Id: X-Mailer: git-send-email 2.15.0.194.g9af6a3dea062 In-Reply-To: References: In-Reply-To: References: Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The cooling device properties, like "#cooling-cells" and "dynamic-power-coefficient", should either be present for all the CPUs of a cluster or none. If these are present only for a subset of CPUs of a cluster then things will start falling apart as soon as the CPUs are brought online in a different order. For example, this will happen because the operating system looks for such properties in the CPU node it is trying to bring up, so that it can register a cooling device. Add such missing properties. Fix other missing properties (clocks, OPP, clock latency) as well to make it all work. Signed-off-by: Viresh Kumar --- arch/arm/boot/dts/exynos3250.dtsi | 16 ++++++++++++++++ arch/arm/boot/dts/exynos4210.dtsi | 13 +++++++++++++ arch/arm/boot/dts/exynos4412.dtsi | 9 +++++++++ arch/arm/boot/dts/exynos5250.dtsi | 23 +++++++++++++++++++++++ 4 files changed, 61 insertions(+) diff --git a/arch/arm/boot/dts/exynos3250.dtsi b/arch/arm/boot/dts/exynos3250.dtsi index 962af97c1883..aff5d66ae058 100644 --- a/arch/arm/boot/dts/exynos3250.dtsi +++ b/arch/arm/boot/dts/exynos3250.dtsi @@ -78,6 +78,22 @@ compatible = "arm,cortex-a7"; reg = <1>; clock-frequency = <1000000000>; + clocks = <&cmu CLK_ARM_CLK>; + clock-names = "cpu"; + #cooling-cells = <2>; + + operating-points = < + 1000000 1150000 + 900000 1112500 + 800000 1075000 + 700000 1037500 + 600000 1000000 + 500000 962500 + 400000 925000 + 300000 887500 + 200000 850000 + 100000 850000 + >; }; }; diff --git a/arch/arm/boot/dts/exynos4210.dtsi b/arch/arm/boot/dts/exynos4210.dtsi index 88fb47cef9a8..b6091c27f155 100644 --- a/arch/arm/boot/dts/exynos4210.dtsi +++ b/arch/arm/boot/dts/exynos4210.dtsi @@ -55,6 +55,19 @@ device_type = "cpu"; compatible = "arm,cortex-a9"; reg = <0x901>; + clocks = <&clock CLK_ARM_CLK>; + clock-names = "cpu"; + clock-latency = <160000>; + + operating-points = < + 1200000 1250000 + 1000000 1150000 + 800000 1075000 + 500000 975000 + 400000 975000 + 200000 950000 + >; + #cooling-cells = <2>; /* min followed by max */ }; }; diff --git a/arch/arm/boot/dts/exynos4412.dtsi b/arch/arm/boot/dts/exynos4412.dtsi index 7b43c10c510b..51f72f0327e5 100644 --- a/arch/arm/boot/dts/exynos4412.dtsi +++ b/arch/arm/boot/dts/exynos4412.dtsi @@ -49,21 +49,30 @@ device_type = "cpu"; compatible = "arm,cortex-a9"; reg = <0xA01>; + clocks = <&clock CLK_ARM_CLK>; + clock-names = "cpu"; operating-points-v2 = <&cpu0_opp_table>; + #cooling-cells = <2>; /* min followed by max */ }; cpu@a02 { device_type = "cpu"; compatible = "arm,cortex-a9"; reg = <0xA02>; + clocks = <&clock CLK_ARM_CLK>; + clock-names = "cpu"; operating-points-v2 = <&cpu0_opp_table>; + #cooling-cells = <2>; /* min followed by max */ }; cpu@a03 { device_type = "cpu"; compatible = "arm,cortex-a9"; reg = <0xA03>; + clocks = <&clock CLK_ARM_CLK>; + clock-names = "cpu"; operating-points-v2 = <&cpu0_opp_table>; + #cooling-cells = <2>; /* min followed by max */ }; }; diff --git a/arch/arm/boot/dts/exynos5250.dtsi b/arch/arm/boot/dts/exynos5250.dtsi index 2daf505b3d08..69648f83b8b4 100644 --- a/arch/arm/boot/dts/exynos5250.dtsi +++ b/arch/arm/boot/dts/exynos5250.dtsi @@ -84,6 +84,29 @@ compatible = "arm,cortex-a15"; reg = <1>; clock-frequency = <1700000000>; + clocks = <&clock CLK_ARM_CLK>; + clock-names = "cpu"; + clock-latency = <140000>; + + operating-points = < + 1700000 1300000 + 1600000 1250000 + 1500000 1225000 + 1400000 1200000 + 1300000 1150000 + 1200000 1125000 + 1100000 1100000 + 1000000 1075000 + 900000 1050000 + 800000 1025000 + 700000 1012500 + 600000 1000000 + 500000 975000 + 400000 950000 + 300000 937500 + 200000 925000 + >; + #cooling-cells = <2>; /* min followed by max */ }; }; -- 2.15.0.194.g9af6a3dea062