Received: by 2002:ac0:a594:0:0:0:0:0 with SMTP id m20-v6csp3566921imm; Fri, 25 May 2018 07:53:29 -0700 (PDT) X-Google-Smtp-Source: AB8JxZqVcblpgJSkKVqChTV9hpH6WTH6rTKNwo0L5dCxkZlVKwM32NqRGfPLFw6spk8K1hBxMSSP X-Received: by 2002:a65:5042:: with SMTP id k2-v6mr2257472pgo.122.1527260009396; Fri, 25 May 2018 07:53:29 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1527260009; cv=none; d=google.com; s=arc-20160816; b=xJHxSH/UmUV5bR7GEegm/4a2ySxtu1nmhjOX8APKibHp5Qt0Xc3gBxz6qHxFC5oBj9 oB5PND8w83jFAWXZ6A67PjXtVVJoYqBlLNiWERes5UVMnhQBKlLuUG/pGfrHmx8KNYYz DB9dKM3Mxivb9Z07cJ4RA1xHtyGN9oAT9GWZM76uG4QZ2hTmqtN51IaxkAhThpGtV7HF oZ3n5KRRjMswbcI7SQF830Gdl0d0Jsz21IqUxHiUBlfypVm+bvvSyUYy/4jbyT0QZTH4 DKVAldKiq/7QC8i1NTzNM/sNMnRMRq2XoalvekMsdwL3263zpYc8XwHkdtpvBow52pu5 X4hw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:arc-authentication-results; bh=aLR3MyYoeedcmZePqEkJAv8xsn1/nG7qlyFfdzg8a9M=; b=oenohFOKiwnKPjizQOVldBDbTLQ/d6aE1lq+GAgdBFW8/qKYA+rdcpXN0mz4wsEmbS LfcMFgf8AdwjC9Trz0GDY7B0EviqC7DMlC5AOygSDKA49uoiziYY6wVvAncWhnV6fXT4 rT8xtub9H6neM/c3JmpuUWBywLAYTrgxpCyKBt8QETt0YZjLiddjnxzSwPBc7rk5M+M8 dpJqDvA5tCDrbWhx9j1df+clGPG3hxVn1d4fKC7giWjX0rSutSTa6hq9SFE0pbLPq782 UQ7N6OFuwmW3lJuzxVWq0XfQR0LBDvatFEOO4+LPneuncVesepU4w2l+LOm6GhiJl3on +n4A== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id m1-v6si23191323plt.276.2018.05.25.07.53.14; Fri, 25 May 2018 07:53:29 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S936347AbeEYOvr (ORCPT + 99 others); Fri, 25 May 2018 10:51:47 -0400 Received: from esa6.microchip.iphmx.com ([216.71.154.253]:61866 "EHLO esa6.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S936186AbeEYOvn (ORCPT ); Fri, 25 May 2018 10:51:43 -0400 X-IronPort-AV: E=Sophos;i="5.49,440,1520924400"; d="scan'208";a="11915344" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa6.microchip.iphmx.com with ESMTP/TLS/DHE-RSA-AES256-SHA; 25 May 2018 07:51:42 -0700 Received: from localhost.localdomain (10.10.76.4) by chn-sv-exch07.mchp-main.com (10.10.76.108) with Microsoft SMTP Server id 14.3.352.0; Fri, 25 May 2018 07:51:41 -0700 Subject: Re: [PATCH] mtd: nand: raw: atmel: add module param to avoid using dma To: Nicolas Ferre , Peter Rosin , Ludovic Desroches CC: Alexandre Belloni , Marek Vasut , Josh Wu , Cyrille Pitchen , , Boris Brezillon , , Richard Weinberger , Brian Norris , David Woodhouse , , Eugen Hristev References: <20180329131054.22506-1-peda@axentia.se> <20180329153322.5e2fc1e7@bbrezillon> <20180329154416.5c1a0013@bbrezillon> <20180402142249.7e076a64@bbrezillon> <20180402212843.164d5d21@bbrezillon> <20180402222020.1d344c14@bbrezillon> <20180403091813.5fb5c18c@bbrezillon> <959d826d-1a98-ca22-acee-a4548427fcd3@microchip.com> From: Tudor Ambarus Message-ID: Date: Fri, 25 May 2018 17:51:36 +0300 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.2.1 MIME-Version: 1.0 In-Reply-To: <959d826d-1a98-ca22-acee-a4548427fcd3@microchip.com> Content-Type: text/plain; charset="utf-8"; format=flowed Content-Language: en-US Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, Peter, On 04/11/2018 06:34 PM, Nicolas Ferre wrote: > I'll try to move forward with your detailed explanation and with my > contacts within the "product" team internally. We have talked with the hardware team, looks like there is an error in the description of the Master to Slave Access matrix. CPU accesses DDR2 port0 through AXI matrix and not AHB. There is no conflict between CPU and LCDC DMA when accessing DDR2 ports. This explains why using CPU helps. The slave numbers from "Table 14-3 Master to Slave Access" are wrong. The 7th row should be removed and all the other rows from below it, shifted up with one level (DDR2 Port 1 is Slave no 7, DDR2 port 2 is Slave no 8, ... , APB1 is slave no 11). We think the best way is to keep LCD on DDR Ports 2 and 3 (8th and 9th slaves), to have maximum bandwidth and to use DMA on DDR port 1 for NAND (7th slave). Also, some information about your configuration is useful. Can you please tell us what NAND DMA configuration did you use? Are you using NAND storage for the videos that you are playing on the LCD screen? Thanks, ta