Received: by 2002:ac0:a594:0:0:0:0:0 with SMTP id m20-v6csp3718412imm; Fri, 25 May 2018 10:20:30 -0700 (PDT) X-Google-Smtp-Source: AB8JxZpVl9sWWqzr1Qe9z3fD2wUfipSwHpQQ6BxjwmvO9sM6qgZ9kgR2NJm5/sA5FKmROC4FaJsX X-Received: by 2002:a62:8785:: with SMTP id i127-v6mr3460731pfe.201.1527268830134; Fri, 25 May 2018 10:20:30 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1527268830; cv=none; d=google.com; s=arc-20160816; b=cW+OzdstHadzaKSAgHc8QZEd/feRo//F0cL6W4RuKHaw2QgLR7clAaL/0fuig46wfL lpIQrjkaMiYNvTYuYw0UjBPCnyKPP8nVsdBp1XuwoBeHOBGHdlYd/PGmygAAusy6i18s dgCIqDrt5wWNuBwSC3ggzirihK5SEI6znWGb9MfHNkVjrCyoDU8gDdb/WHyawxXxTlpt GyfBzhuSUR2pFQk3SdsJFoH1xsws9v3fMq/Xhu0k3M/EwgijtZWEEbdsTEs1rrQ8uk+P +tc76xpJIpl8pZr8+4ZUkDW4UI6i8kN2iGUN4ZnxYjxHYucff7c0cuKcRC1WMnEVs1Fs XCRw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=7pqpMPw7s3Xm+DWvYUwOMVS+XTI8KhO7XjBPwKFpC+c=; b=jR8JoZJu1mczsL7kMVW8xKIM21JdCxdy1xm8Jr45YdXBz6+6U8B1dsHGwqpZky6OGB JX0Z1Reu0bCXR3DvsygZ+urNafS9DSNGYIjjAern0FN5yX1m4BVbbkYzXXCQ8KG4R9J4 IFVvo39vXMh46JQDv0POQBOyB0nFM3ToiZFaoAssWk/TL4DR0EW3CNayIDWEIlbT+/JP gI2JDvGA+TjASxB6grgGJIDAVPTgD6XDPN/kvjUrrWNkjGLf+QGtpIxjGwjpsJ2myogA YmyiVeTBR6GZ1AzdUzLuAQbmpXdpF4NaXuXmUUiWoK1QTi3O5UJOv+KuY8WBbxyDiCo6 hrpw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id m15-v6si19013758pgu.352.2018.05.25.10.20.15; Fri, 25 May 2018 10:20:30 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S967463AbeEYRTm (ORCPT + 99 others); Fri, 25 May 2018 13:19:42 -0400 Received: from esa4.microchip.iphmx.com ([68.232.154.123]:15060 "EHLO esa4.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S967433AbeEYRTk (ORCPT ); Fri, 25 May 2018 13:19:40 -0400 X-IronPort-AV: E=Sophos;i="5.49,440,1520924400"; d="scan'208";a="14357818" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa4.microchip.iphmx.com with ESMTP/TLS/DHE-RSA-AES256-SHA; 25 May 2018 10:19:39 -0700 Received: from m19893.microchip.com (10.10.76.4) by chn-sv-exch04.mchp-main.com (10.10.76.105) with Microsoft SMTP Server id 14.3.352.0; Fri, 25 May 2018 10:19:38 -0700 From: Radu Pirea To: , , , , , , , CC: , , , , , Radu Pirea Subject: [PATCH v4 2/6] dt-bindings: add binding for atmel-usart in SPI mode Date: Fri, 25 May 2018 20:19:37 +0300 Message-ID: <20180525171941.26766-3-radu.pirea@microchip.com> X-Mailer: git-send-email 2.17.0 In-Reply-To: <20180525171941.26766-1-radu.pirea@microchip.com> References: <20180525171941.26766-1-radu.pirea@microchip.com> MIME-Version: 1.0 Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch moves the bindings for serial from serial/atmel-usart.txt to mfd/atmel-usart.txt and adds bindings for USART in SPI mode. Signed-off-by: Radu Pirea --- .../bindings/{serial => mfd}/atmel-usart.txt | 25 +++++++++++++++++-- 1 file changed, 23 insertions(+), 2 deletions(-) rename Documentation/devicetree/bindings/{serial => mfd}/atmel-usart.txt (76%) diff --git a/Documentation/devicetree/bindings/serial/atmel-usart.txt b/Documentation/devicetree/bindings/mfd/atmel-usart.txt similarity index 76% rename from Documentation/devicetree/bindings/serial/atmel-usart.txt rename to Documentation/devicetree/bindings/mfd/atmel-usart.txt index 7c0d6b2f53e4..3b9e18642c3b 100644 --- a/Documentation/devicetree/bindings/serial/atmel-usart.txt +++ b/Documentation/devicetree/bindings/mfd/atmel-usart.txt @@ -1,6 +1,6 @@ * Atmel Universal Synchronous Asynchronous Receiver/Transmitter (USART) -Required properties: +Required properties for USART: - compatible: Should be "atmel,-usart" or "atmel,-dbgu" The compatible indicated will be the first SoC to support an additional mode or an USART new feature. @@ -11,7 +11,13 @@ Required properties: Required elements: "usart" - clocks: phandles to input clocks. -Optional properties: +Required properties for USART in SPI mode: +- #size-cells : Must be <0> +- #address-cells : Must be <1> +- cs-gpios: chipselects (internal cs not supported) +- atmel,usart-mode : Must be (found in dt-bindings/mfd/at91-usart.h) + +Optional properties in serial mode: - atmel,use-dma-rx: use of PDC or DMA for receiving data - atmel,use-dma-tx: use of PDC or DMA for transmitting data - {rts,cts,dtr,dsr,rng,dcd}-gpios: specify a GPIO for RTS/CTS/DTR/DSR/RI/DCD line respectively. @@ -62,3 +68,18 @@ Example: dma-names = "tx", "rx"; atmel,fifo-size = <32>; }; + +- SPI mode: + #include + + spi0: spi@f001c000 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "atmel,at91rm9200-usart", "atmel,at91sam9260-usart"; + atmel,usart-mode = ; + reg = <0xf001c000 0x100>; + interrupts = <12 IRQ_TYPE_LEVEL_HIGH>; + clocks = <&usart0_clk>; + clock-names = "usart"; + cs-gpios = <&pioB 3 0>; + }; -- 2.17.0