Received: by 2002:ac0:a5b6:0:0:0:0:0 with SMTP id m51-v6csp29187imm; Fri, 25 May 2018 15:22:22 -0700 (PDT) X-Google-Smtp-Source: AB8JxZolbR1J/YV9DU4n3GvcRgN0iLu03RPyw5qp2ofwPbYkr0cN4g70WigXrLfyWnRzSvGKNp93 X-Received: by 2002:a63:6e8f:: with SMTP id j137-v6mr1752967pgc.453.1527286942732; Fri, 25 May 2018 15:22:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1527286942; cv=none; d=google.com; s=arc-20160816; b=lGocXtYz9l4nVfmq0Zw1Z/RZvNNm6Z9tkqP2+VS84ViJY8Q41tyw2gagj1Zfr0ASDb fCmaCFA21/pf7j+VMQdz8QGC8OMdtiC5YytA/9zlemblbssrMlvkeaQiqzBu6A4hLNsT eUANK8tbGRtk67LMCIRdc+Kr04mNUMQs0cn2SjlueuBIAO/TciB/xrWDPho4Nt6EZCYQ vErlUGubcgaaT4DrVB3tPrsT8GD1W1/GTURfTJKZ3rfTJ3gWhDloA0CL901wO3ZiTbLL Wpa0CSVVF5VtcIGKEih3zB1gE/+QeHHY2fkJY3PmF5IEHJID5HzXD3HGzw4UZSylaji+ 7LFQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=3Erzv1335F1gNWPwynU6s2oeUNpjLzqHHuyFEcMKxF0=; b=ReEuP8Ifm6M1mHN9RvnmnZvuUx61ydLgN1TlbuzENizbtUVgGp4/FmF5mlTGcEGbNF nh34RKSaYYpEHVc5Zi6oiDIu9Jh4BRCoHnH93+oi2VEU4FA5HCDMgPqO4jeiNd5qQF+X r2Yoj+Aih/3TIEcTQV0CbLG+Qvcx/axF/ME8KF9CMTH30+AfNBOrkW8DbZOzSOXmjQLy ggplSNuxhOhc0Q3FX7sORAVOTr0Ul3oUxWj17m9Lkuypd9bxTKgFV7JtD5YzXAJc92j+ guad0XvJ5h5IUwZN9JohYe6DTxKll+YDUh7Cc53PxgX53KecddgpnUfSVxJfOJCtNxYH mQVg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=tfwI6Ps5; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id x7-v6si26188137plo.303.2018.05.25.15.22.07; Fri, 25 May 2018 15:22:22 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=tfwI6Ps5; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1030674AbeEYWUr (ORCPT + 99 others); Fri, 25 May 2018 18:20:47 -0400 Received: from mail-wm0-f68.google.com ([74.125.82.68]:54610 "EHLO mail-wm0-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1030514AbeEYWUp (ORCPT ); Fri, 25 May 2018 18:20:45 -0400 Received: by mail-wm0-f68.google.com with SMTP id f6-v6so17898772wmc.4 for ; Fri, 25 May 2018 15:20:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=3Erzv1335F1gNWPwynU6s2oeUNpjLzqHHuyFEcMKxF0=; b=tfwI6Ps5foOnQnbm1QumQNznGM59bJ0DmUg5Xq0AF36zs/hcGt2nWYqVwhAC3rSSH3 t+kl/O1FtWz8EubUALEL7oFCx7ujIZkntUUAxe7WTxs9ZCmFLrfB19U2inTsFRtekvek dB4J99Vcakp5Euf0ogx9krLzpbw0BIk/5FnKZ1rd65bUmFfybpFFm+VuveLa9/4g67hI cDoiAU4/Xmj0QI4QV5qqU/LLjQX6AEWs01zKlFScycbQTa5uu7aYYHJg3uCvUuxHcykZ sa44lRTdwTNCWFVXTD07Asa/TChQbwSxy30plQQslXdV4VkanGsuuTeC3lYVGBm78E/5 Usdg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=3Erzv1335F1gNWPwynU6s2oeUNpjLzqHHuyFEcMKxF0=; b=HvI40t6bvXSjUNWyhQp7TIOLrPir65Fa6OzXU/gnZY1Tqv0e0kMoQec83fdaLsTJJg d/HqglnCpp1mmTKt1C17xj4VCwu3qvW5U8bFQwXmMyE6zRPTeIUOe0HL2JauA7qhC5it Cp3bIhFsGmvX+e2lZxB5adGwIbuho7ynTx0rfLBylLL68NnWZc5lBX7laqTg7xI3DXHW UdeQCB7/Wm4Wa0ZHpOI0zaRUYqLeyLgqyXjOKPC5W8upZiq/oXnBqXtT1VM46dnKA2u0 RzBMkS12Ob1MnqreVEChWh833phCOZGR7QSZ2xbGdQ2szkvD2kQhMudI1C+sGUVHdLfD W/dQ== X-Gm-Message-State: ALKqPwfOtVmFEBGHb+jmSt25duIZBrfxnOxAL7Skk5iWHFbgaIxIy24q xDDRGEJ/IrmKMDI3mZfzG00= X-Received: by 2002:a2e:9d07:: with SMTP id t7-v6mr2725473lji.7.1527286844311; Fri, 25 May 2018 15:20:44 -0700 (PDT) Received: from localhost.localdomain (apn-31-0-67-177.dynamic.gprs.plus.pl. [31.0.67.177]) by smtp.gmail.com with ESMTPSA id q5-v6sm4592393ljq.91.2018.05.25.15.20.39 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 25 May 2018 15:20:43 -0700 (PDT) From: Janusz Krzysztofik To: Boris Brezillon , Richard Weinberger Cc: David Woodhouse , Brian Norris , Marek Vasut , Krzysztof Halasa , Tony Lindgren , H Hartley Sweeten , Arvind Yadav , Shreeya Patel , linux-mtd@lists.infradead.org, linux-kernel@vger.kernel.org, Janusz Krzysztofik Subject: [PATCH 5/6 v2] mtd: rawnand: ams-delta: use GPIO lookup table Date: Sat, 26 May 2018 00:20:45 +0200 Message-Id: <20180525222046.11200-1-jmkrzyszt@gmail.com> X-Mailer: git-send-email 2.16.1 In-Reply-To: References: Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Now as the Amstrad Delta board provides GPIO lookup tables, switch from GPIO numbers to GPIO descriptors and use the table to locate required GPIO pins. Declare static variables for storing GPIO descriptors and replace gpio_ functions with their gpiod_ equivalents. Return -EPROBE_DEFER if the GPIO pins are not yet available so device initialization is postponed instead of aborted. Pin naming used by the driver should be followed while respective GPIO lookup table is initialized by a board init code. Created and tested against linux-4.17-rc3, on top of patch 1/6 "ARM: OMAP1: ams-delta: add GPIO lookup tables" (already applied to omap-for-v4.18/soc tree). Changes since v1: - fix handling of devm_gpiod_get_optional() return values - thanks to Andy Shevchenko. Signed-off-by: Janusz Krzysztofik --- drivers/mtd/nand/raw/ams-delta.c | 120 +++++++++++++++++++++------------------ 1 file changed, 64 insertions(+), 56 deletions(-) diff --git a/drivers/mtd/nand/raw/ams-delta.c b/drivers/mtd/nand/raw/ams-delta.c index 37a3cc21c7bc..524ceaf12de0 100644 --- a/drivers/mtd/nand/raw/ams-delta.c +++ b/drivers/mtd/nand/raw/ams-delta.c @@ -20,23 +20,28 @@ #include #include #include +#include #include #include #include -#include #include #include #include -#include - #include /* * MTD structure for E3 (Delta) */ static struct mtd_info *ams_delta_mtd = NULL; +static struct gpio_desc *gpiod_rdy; +static struct gpio_desc *gpiod_nce; +static struct gpio_desc *gpiod_nre; +static struct gpio_desc *gpiod_nwp; +static struct gpio_desc *gpiod_nwe; +static struct gpio_desc *gpiod_ale; +static struct gpio_desc *gpiod_cle; /* * Define partitions for flash devices @@ -70,9 +75,9 @@ static void ams_delta_write_byte(struct mtd_info *mtd, u_char byte) writew(0, io_base + OMAP_MPUIO_IO_CNTL); writew(byte, this->IO_ADDR_W); - gpio_set_value(AMS_DELTA_GPIO_PIN_NAND_NWE, 0); + gpiod_set_value(gpiod_nwe, 0); ndelay(40); - gpio_set_value(AMS_DELTA_GPIO_PIN_NAND_NWE, 1); + gpiod_set_value(gpiod_nwe, 1); } static u_char ams_delta_read_byte(struct mtd_info *mtd) @@ -81,11 +86,11 @@ static u_char ams_delta_read_byte(struct mtd_info *mtd) struct nand_chip *this = mtd_to_nand(mtd); void __iomem *io_base = (void __iomem *)nand_get_controller_data(this); - gpio_set_value(AMS_DELTA_GPIO_PIN_NAND_NRE, 0); + gpiod_set_value(gpiod_nre, 0); ndelay(40); writew(~0, io_base + OMAP_MPUIO_IO_CNTL); res = readw(this->IO_ADDR_R); - gpio_set_value(AMS_DELTA_GPIO_PIN_NAND_NRE, 1); + gpiod_set_value(gpiod_nre, 1); return res; } @@ -120,12 +125,9 @@ static void ams_delta_hwcontrol(struct mtd_info *mtd, int cmd, { if (ctrl & NAND_CTRL_CHANGE) { - gpio_set_value(AMS_DELTA_GPIO_PIN_NAND_NCE, - (ctrl & NAND_NCE) == 0); - gpio_set_value(AMS_DELTA_GPIO_PIN_NAND_CLE, - (ctrl & NAND_CLE) != 0); - gpio_set_value(AMS_DELTA_GPIO_PIN_NAND_ALE, - (ctrl & NAND_ALE) != 0); + gpiod_set_value(gpiod_nce, !(ctrl & NAND_NCE)); + gpiod_set_value(gpiod_cle, !!(ctrl & NAND_CLE)); + gpiod_set_value(gpiod_ale, !!(ctrl & NAND_ALE)); } if (cmd != NAND_CMD_NONE) @@ -134,41 +136,9 @@ static void ams_delta_hwcontrol(struct mtd_info *mtd, int cmd, static int ams_delta_nand_ready(struct mtd_info *mtd) { - return gpio_get_value(AMS_DELTA_GPIO_PIN_NAND_RB); + return gpiod_get_value(gpiod_rdy); } -static const struct gpio _mandatory_gpio[] = { - { - .gpio = AMS_DELTA_GPIO_PIN_NAND_NCE, - .flags = GPIOF_OUT_INIT_HIGH, - .label = "nand_nce", - }, - { - .gpio = AMS_DELTA_GPIO_PIN_NAND_NRE, - .flags = GPIOF_OUT_INIT_HIGH, - .label = "nand_nre", - }, - { - .gpio = AMS_DELTA_GPIO_PIN_NAND_NWP, - .flags = GPIOF_OUT_INIT_HIGH, - .label = "nand_nwp", - }, - { - .gpio = AMS_DELTA_GPIO_PIN_NAND_NWE, - .flags = GPIOF_OUT_INIT_HIGH, - .label = "nand_nwe", - }, - { - .gpio = AMS_DELTA_GPIO_PIN_NAND_ALE, - .flags = GPIOF_OUT_INIT_LOW, - .label = "nand_ale", - }, - { - .gpio = AMS_DELTA_GPIO_PIN_NAND_CLE, - .flags = GPIOF_OUT_INIT_LOW, - .label = "nand_cle", - }, -}; /* * Main initialization routine @@ -216,12 +186,17 @@ static int ams_delta_init(struct platform_device *pdev) this->write_buf = ams_delta_write_buf; this->read_buf = ams_delta_read_buf; this->cmd_ctrl = ams_delta_hwcontrol; - if (gpio_request(AMS_DELTA_GPIO_PIN_NAND_RB, "nand_rdy") == 0) { - this->dev_ready = ams_delta_nand_ready; - } else { - this->dev_ready = NULL; - pr_notice("Couldn't request gpio for Delta NAND ready.\n"); + + gpiod_rdy = devm_gpiod_get_optional(&pdev->dev, "rdy", GPIOD_IN); + if (IS_ERR(gpiod_rdy)) { + err = PTR_ERR(gpiod_rdy); + dev_warn(&pdev->dev, "RDY GPIO request failed (%d)\n", err); + goto err_gpiod; } + + if (gpiod_rdy) + this->dev_ready = ams_delta_nand_ready; + /* 25 us command delay time */ this->chip_delay = 30; this->ecc.mode = NAND_ECC_SOFT; @@ -230,7 +205,44 @@ static int ams_delta_init(struct platform_device *pdev) platform_set_drvdata(pdev, io_base); /* Set chip enabled, but */ - err = gpio_request_array(_mandatory_gpio, ARRAY_SIZE(_mandatory_gpio)); + gpiod_nwp = devm_gpiod_get(&pdev->dev, "nwp", GPIOD_OUT_HIGH); + if (IS_ERR(gpiod_nwp)) { + err = PTR_ERR(gpiod_nwp); + dev_err(&pdev->dev, "NWP GPIO request failed (%d)\n", err); + goto err_gpiod; + } + gpiod_nce = devm_gpiod_get(&pdev->dev, "nce", GPIOD_OUT_HIGH); + if (IS_ERR(gpiod_nce)) { + err = PTR_ERR(gpiod_nce); + dev_err(&pdev->dev, "NCE GPIO request failed (%d)\n", err); + goto err_gpiod; + } + gpiod_nre = devm_gpiod_get(&pdev->dev, "nre", GPIOD_OUT_HIGH); + if (IS_ERR(gpiod_nre)) { + err = PTR_ERR(gpiod_nre); + dev_err(&pdev->dev, "NRE GPIO request failed (%d)\n", err); + goto err_gpiod; + } + gpiod_nwe = devm_gpiod_get(&pdev->dev, "nwe", GPIOD_OUT_HIGH); + if (IS_ERR(gpiod_nwe)) { + err = PTR_ERR(gpiod_nwe); + dev_err(&pdev->dev, "NWE GPIO request failed (%d)\n", err); + goto err_gpiod; + } + gpiod_ale = devm_gpiod_get(&pdev->dev, "ale", GPIOD_OUT_LOW); + if (IS_ERR(gpiod_ale)) { + err = PTR_ERR(gpiod_ale); + dev_err(&pdev->dev, "ALE GPIO request failed (%d)\n", err); + goto err_gpiod; + } + gpiod_cle = devm_gpiod_get(&pdev->dev, "cle", GPIOD_OUT_LOW); + if (IS_ERR(gpiod_cle)) { + err = PTR_ERR(gpiod_cle); + dev_err(&pdev->dev, "CLE GPIO request failed (%d)\n", err); + } +err_gpiod: + if (err == -ENODEV || err == -ENOENT) + err = -EPROBE_DEFER; if (err) goto out_gpio; @@ -246,9 +258,7 @@ static int ams_delta_init(struct platform_device *pdev) goto out; out_mtd: - gpio_free_array(_mandatory_gpio, ARRAY_SIZE(_mandatory_gpio)); out_gpio: - gpio_free(AMS_DELTA_GPIO_PIN_NAND_RB); iounmap(io_base); out_free: kfree(this); @@ -266,8 +276,6 @@ static int ams_delta_cleanup(struct platform_device *pdev) /* Release resources, unregister device */ nand_release(ams_delta_mtd); - gpio_free_array(_mandatory_gpio, ARRAY_SIZE(_mandatory_gpio)); - gpio_free(AMS_DELTA_GPIO_PIN_NAND_RB); iounmap(io_base); /* Free the MTD device structure */ -- 2.16.1