Received: by 2002:ac0:a5b6:0:0:0:0:0 with SMTP id m51-v6csp2030089imm; Sun, 27 May 2018 23:40:14 -0700 (PDT) X-Google-Smtp-Source: AB8JxZqPRad5+DHtRFJhaRtvnNhgqfBZnmaCHMA+TgkNZZC3+j2+fdCB8Q3gJBGzvTiD2OtO7VaS X-Received: by 2002:a17:902:42a3:: with SMTP id h32-v6mr12560522pld.72.1527489614918; Sun, 27 May 2018 23:40:14 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1527489614; cv=none; d=google.com; s=arc-20160816; b=FmyyXWPlzfsBAq/nFNfZlzO4xUbGsq8EpjlHPGDvhMPodw1AfYNCR55W/OJAR4ETsW AincEZJ09Rq4uwwhdkfvkA73R9sCZMR3EXh/veT/S8YkvGLYZusi8loQA1GVsevq52Au DQr0+cp3KFClO2YwIDdfGMc+Vtr9lXtLY06IA95t/XVu0VG8T3YxW/ZM+IavIZ0ZZeM3 NXYACKGy8QzNRwFS3Qf51PbkUJJW2XwJIXXuLb0l1i8JQhp/9JINoJv6Ucqww6kY5oZN oJngZHTZVbmzEPhVHrALztDp/mlZTQPMM/U1+36WIvcnacxDNqwqY2IVWEp/k8zlg72U s0wA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=UrngRR5wAuGIfyZWtI/tZFZhEif696mNaViEDV57seE=; b=AB1UuKEF/Xlgqt8aialN2COhV964uxmnVk2Q4oGeR7yfMboZ2taDItNlu4ZC9hN5US L9XtLh5waWgM11S220mbl04ODiwoXLmVFs3Novul7fLQass7zVfucfvvKjvcb/HSve3P qMwkrg0jWK6ZVwt/TjI8aEgnFMjT2mwvSirikmVDZbp9teWxP1MGjNZP0Ab9i2pjVUHL BVxPDctPEpObVnBKPn+dmIIj1/YLfmOD2ebYXrXl2cPuSPqDuW2CrFJ6Yy0kWIWT8O98 zduMu4k5KthU/zQqHEYaxZfYcB+j63L4f3PQYHrnzDCgrE97VvsTNMvbtLNxvWEwPBsn eUvA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id d17-v6si23089411pgp.214.2018.05.27.23.40.00; Sun, 27 May 2018 23:40:14 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753621AbeE1Git (ORCPT + 99 others); Mon, 28 May 2018 02:38:49 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:11034 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1753556AbeE1Gik (ORCPT ); Mon, 28 May 2018 02:38:40 -0400 X-UUID: 2ecd9d92c2eb420994d5c98c47d86e0d-20180528 Received: from mtkexhb02.mediatek.inc [(172.21.101.103)] by mailgw01.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 1032919524; Mon, 28 May 2018 14:38:37 +0800 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs01n2.mediatek.inc (172.21.101.79) with Microsoft SMTP Server (TLS) id 15.0.1210.3; Mon, 28 May 2018 14:38:34 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1210.3 via Frontend Transport; Mon, 28 May 2018 14:38:35 +0800 From: Stu Hsieh To: CK Hu , Philipp Zabel CC: David Airlie , Rob Herring , Mark Rutland , Matthias Brugger , , , , , , , Stu Hsieh Subject: [PATCH v4 6/9] drm/mediatek: add ddp component PWM2 Date: Mon, 28 May 2018 14:38:24 +0800 Message-ID: <1527489507-24453-7-git-send-email-stu.hsieh@mediatek.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1527489507-24453-1-git-send-email-stu.hsieh@mediatek.com> References: <1527489507-24453-1-git-send-email-stu.hsieh@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch add component PWM2 Signed-off-by: Stu Hsieh --- drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c | 1 + drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.h | 1 + 2 files changed, 2 insertions(+) diff --git a/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c b/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c index a5c7ac2d162d..86e8c9e5df41 100644 --- a/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c +++ b/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c @@ -233,6 +233,7 @@ static const struct mtk_ddp_comp_match mtk_ddp_matches[DDP_COMPONENT_ID_MAX] = { [DDP_COMPONENT_OVL1] = { MTK_DISP_OVL, 1, NULL }, [DDP_COMPONENT_PWM0] = { MTK_DISP_PWM, 0, NULL }, [DDP_COMPONENT_PWM1] = { MTK_DISP_PWM, 1, NULL }, + [DDP_COMPONENT_PWM2] = { MTK_DISP_PWM, 2, NULL }, [DDP_COMPONENT_RDMA0] = { MTK_DISP_RDMA, 0, NULL }, [DDP_COMPONENT_RDMA1] = { MTK_DISP_RDMA, 1, NULL }, [DDP_COMPONENT_RDMA2] = { MTK_DISP_RDMA, 2, NULL }, diff --git a/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.h b/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.h index 9b19fc4423f1..e00c2e798abd 100644 --- a/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.h +++ b/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.h @@ -56,6 +56,7 @@ enum mtk_ddp_comp_id { DDP_COMPONENT_OVL1, DDP_COMPONENT_PWM0, DDP_COMPONENT_PWM1, + DDP_COMPONENT_PWM2, DDP_COMPONENT_RDMA0, DDP_COMPONENT_RDMA1, DDP_COMPONENT_RDMA2, -- 2.12.5