Received: by 2002:ac0:a5b6:0:0:0:0:0 with SMTP id m51-v6csp2079304imm;
        Mon, 28 May 2018 00:56:40 -0700 (PDT)
X-Google-Smtp-Source: AB8JxZoqRWhB5YoW0aJuV7A4SU6WTLh7zf/xN6yKe6bQRebQrRPJ5LcaRkcIKzPyiVjBjYiHoLPA
X-Received: by 2002:a17:902:a60e:: with SMTP id u14-v6mr12494057plq.233.1527494199953;
        Mon, 28 May 2018 00:56:39 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1527494199; cv=none;
        d=google.com; s=arc-20160816;
        b=Jg+5zZ+DcmkxYF16AUuO4wO+wyZTEGrC6PDAM71tHfMR0oqMM2cMEgq0PK+S3yx5rO
         gywo3kQB5L4Vp/b/eHbbeygNSazWx8cx0oMaAHWTWZviXbVyu+uJsDvjgbF2yfjDCt2j
         pYJcsiggDEh/t8vWCPxQ/v7pKZbVm0fdbFskj1hRu0cdHr5KWzvboHRSbLisBwaTz/oW
         cSUr09D/HbF0zSYNrp45VR6AzHSAy6SUeVtKny/nE1+YAimD/T9QqnBZO/p2iT09Cpsl
         j2HReBR34NPQ2CBnK6FQjbigLp+IyL2Me358M1dSquqa9BwIVDoZSBVCzqjTylT/LZPG
         FzPA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:user-agent:in-reply-to
         :content-disposition:mime-version:references:message-id:subject:cc
         :to:from:date:arc-authentication-results;
        bh=u5N/jUJbQPtCr7yJ52fKvW/WZwMNDJ9dg6/hXWdSux0=;
        b=lXDuGgzYjA4dAoV7I8o2M+Owq5s+i79M28Fnb38RoUoM63d2jLeTavb2Uaf4mdqYWB
         6OeeLBJqAvH+qL27eThPOsluD8SdBguDjwCqLjuPLTDWMHjrmYPH7vtuPjANr9M/AjfZ
         Mlp3dJUf8G3+TyJpMrT1C9MWxSXe5XY7NsoLQN7QWwbi8Q/kiS+tI/TpOfJhvxtvihy1
         UtOp+d/TQVSyuLke+f5w3ZJZQOXZkWZ9brRfaBpyaGvCeMycpmrH/EY5XWqldTGVEc9d
         uk90Vltx1FAuuDmjXOTeIZXLXJPySqWAeFAHJL5fa9PJ2PRY+TK3Bn8wo3cPxjAk1zZ+
         BqCg==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id c21-v6si29789038plo.51.2018.05.28.00.56.25;
        Mon, 28 May 2018 00:56:39 -0700 (PDT)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Authentication-Results: mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1754013AbeE1HzR (ORCPT
        <rfc822;ArcheFireLinuxKernelMain@gmail.com> + 99 others);
        Mon, 28 May 2018 03:55:17 -0400
Received: from hqemgate15.nvidia.com ([216.228.121.64]:4440 "EHLO
        hqemgate15.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1753797AbeE1HzP (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Mon, 28 May 2018 03:55:15 -0400
Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate15.nvidia.com (using TLS: TLSv1, AES128-SHA)
        id <B5b0bb5e30006>; Mon, 28 May 2018 00:55:15 -0700
Received: from HQMAIL101.nvidia.com ([172.20.161.6])
  by hqpgpgate101.nvidia.com (PGP Universal service);
  Mon, 28 May 2018 00:55:14 -0700
X-PGP-Universal: processed;
        by hqpgpgate101.nvidia.com on Mon, 28 May 2018 00:55:14 -0700
Received: from tbergstrom-lnx.Nvidia.com (10.124.1.5) by HQMAIL101.nvidia.com
 (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Mon, 28 May
 2018 07:55:13 +0000
Received: by tbergstrom-lnx.Nvidia.com (Postfix, from userid 1002)
        id DC3EEF808BE; Mon, 28 May 2018 10:55:10 +0300 (EEST)
Date:   Mon, 28 May 2018 10:55:10 +0300
From:   Peter De Schrijver <pdeschrijver@nvidia.com>
To:     Stefan Agner <stefan@agner.ch>
CC:     <boris.brezillon@bootlin.com>, <dwmw2@infradead.org>,
        <computersforpeace@gmail.com>, <marek.vasut@gmail.com>,
        <robh+dt@kernel.org>, <mark.rutland@arm.com>,
        <thierry.reding@gmail.com>, <mturquette@baylibre.com>,
        <sboyd@kernel.org>, <dev@lynxeye.de>, <miquel.raynal@bootlin.com>,
        <richard@nod.at>, <marcel@ziswiler.com>, <krzk@kernel.org>,
        <digetx@gmail.com>, <benjamin.lindqvist@endian.se>,
        <jonathanh@nvidia.com>, <pgaikwad@nvidia.com>,
        <mirza.krak@gmail.com>, <linux-mtd@lists.infradead.org>,
        <linux-tegra@vger.kernel.org>, <devicetree@vger.kernel.org>,
        <linux-kernel@vger.kernel.org>, <linux-clk@vger.kernel.org>
Subject: Re: [PATCH v2 4/6] clk: tegra20: init NDFLASH clock to sensible rate
Message-ID: <20180528075510.GQ6835@tbergstrom-lnx.Nvidia.com>
References: <20180527215442.14760-5-stefan@agner.ch>
MIME-Version: 1.0
Content-Type: text/plain; charset="us-ascii"
Content-Disposition: inline
In-Reply-To: <20180527215442.14760-5-stefan@agner.ch>
X-NVConfidentiality: public
User-Agent: Mutt/1.5.21 (2010-09-15)
X-Originating-IP: [10.124.1.5]
X-ClientProxiedBy: HQMAIL105.nvidia.com (172.20.187.12) To
 HQMAIL101.nvidia.com (172.20.187.10)
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

On Sun, May 27, 2018 at 11:54:40PM +0200, Stefan Agner wrote:
> From: Lucas Stach <dev@lynxeye.de>
> 
> Set up the NAND Flash controller clock to run at 150MHz
> instead of the rate set by the bootloader. This is a
> conservative rate which also yields good performance.
> 
> Signed-off-by: Lucas Stach <dev@lynxeye.de>
> Signed-off-by: Stefan Agner <stefan@agner.ch>
> ---
>  drivers/clk/tegra/clk-tegra20.c | 1 +
>  1 file changed, 1 insertion(+)
> 
> diff --git a/drivers/clk/tegra/clk-tegra20.c b/drivers/clk/tegra/clk-tegra20.c
> index 0ee56dd04cec..dff8c425cd28 100644
> --- a/drivers/clk/tegra/clk-tegra20.c
> +++ b/drivers/clk/tegra/clk-tegra20.c
> @@ -1049,6 +1049,7 @@ static struct tegra_clk_init_table init_table[] __initdata = {
>  	{ TEGRA20_CLK_GR2D, TEGRA20_CLK_PLL_C, 300000000, 0 },
>  	{ TEGRA20_CLK_GR3D, TEGRA20_CLK_PLL_C, 300000000, 0 },
>  	{ TEGRA20_CLK_VDE, TEGRA20_CLK_CLK_MAX, 300000000, 0 },
> +	{ TEGRA20_CLK_NDFLASH, TEGRA20_CLK_PLL_P, 150000000, 0 },
>  	/* must be the last entry */
>  	{ TEGRA20_CLK_CLK_MAX, TEGRA20_CLK_CLK_MAX, 0, 0 },
>  };
> -- 
> 2.17.0
> 

Maybe better to specify this in the Tegra20 dtsi? See 
"Assigned clock parents and rates" in Documentation/devicetree/bindings/clock/clock-bindings.txt

Peter.