Received: by 2002:ac0:a5b6:0:0:0:0:0 with SMTP id m51-v6csp3106792imm; Tue, 29 May 2018 00:48:10 -0700 (PDT) X-Google-Smtp-Source: ADUXVKLpdxgYfCMm9F7bAEtdYQIgsSeCPd0s1laVmtV2iKkQpw8sRszQ3TNXXQbhDbwGtqsE2rQc X-Received: by 2002:a63:7a49:: with SMTP id j9-v6mr2857783pgn.353.1527580090632; Tue, 29 May 2018 00:48:10 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1527580090; cv=none; d=google.com; s=arc-20160816; b=mnmdwLoh5Dw7YAYCNfU2uiORLT3gW6IoC0mtFKFyfV2AZzYi5fTeeADHM+GDyi76Vg N2nXnOJNZNNHy4yksTDCdgW+Xy9T8hiLAGUwTPKaQnJH3FdiRY0DXs9WJ+9ykcg+FkeY Vqqgdhqh0PqTtMbYGGPzEBL3aFPDL0Zga3270u1L5Gslp1VP3ZCfNdL3C2Qc5fzz5GXN tYPxCHF7Tg1DS8v+cuYiPTXZOBO+nRNXx2e0SOXNOTMgAh+ENujCKeSoc9yA9eW8Llal h7cOYW1Wa4zAKhyA+KjntcHNaZ9LoCV0GO8El+84uEUUuCi7J7pSRxV6LzJOW5XJHvqO BvtQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:organization:from:references:cc:to:subject :arc-authentication-results; bh=w+Ww4VWn3S+k/XuBudTujV+DYXmQOI9MOw95In38FH8=; b=0KCCgbd0oDitPsoE5ucXAx+GwrIliQEYu2mbNFzieEbrACTv+J2AbCVvVVwn9iezs7 KcasfjAGUtUs7VKDpbz+0Cqmih7sUMXSD1tWbHgHMqCvMR3HhBTHitzoPSSUz0qhnLcP OfTe4QOfV71HOiXUG3aJqLpm19BTMlaYsmtNLWMxQ7qJdXzJBAlJak1Ge3CBeAI4tFjM 0OGmpaib9KnFX0f0XyVl/Hsn74Vm51INUq6Hs13UyYWJPj7zePUhXPy+L3UOytY1DU/N FlgWNp12fDg/cLzHz+k0OntUqZG7ijWcKGp5617usgeBQ1a2Zkwu8dG5PyIuty8xq8ua qCHQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id y16-v6si30810085pfm.140.2018.05.29.00.47.56; Tue, 29 May 2018 00:48:10 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1755245AbeE2HrO (ORCPT + 99 others); Tue, 29 May 2018 03:47:14 -0400 Received: from foss.arm.com ([217.140.101.70]:34680 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1755176AbeE2HrI (ORCPT ); Tue, 29 May 2018 03:47:08 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id E919C1529; Tue, 29 May 2018 00:47:07 -0700 (PDT) Received: from [10.1.206.75] (usa-sjc-imap-foss1.foss.arm.com [10.72.51.249]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id D93803F53D; Tue, 29 May 2018 00:47:02 -0700 (PDT) Subject: Re: linux-next: manual merge of the irqchip tree with the arm-soc tree To: Alexandre Torgue , Stephen Rothwell , Olof Johansson , Arnd Bergmann , ARM Cc: Linux-Next Mailing List , Linux Kernel Mailing List , Ludovic Barre , Amelie Delaunay References: <20180529155257.5ae48830@canb.auug.org.au> <1bedc0b7-21f9-1e15-a11c-3de06e81b5ba@st.com> From: Marc Zyngier Organization: ARM Ltd Message-ID: Date: Tue, 29 May 2018 08:47:00 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.7.0 MIME-Version: 1.0 In-Reply-To: <1bedc0b7-21f9-1e15-a11c-3de06e81b5ba@st.com> Content-Type: text/plain; charset=windows-1252 Content-Language: en-GB Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 29/05/18 08:41, Alexandre Torgue wrote: > Hi Stephen > > On 05/29/2018 07:52 AM, Stephen Rothwell wrote: >> Hi all, >> >> Today's linux-next merge of the irqchip tree got a conflict in: >> >> arch/arm/boot/dts/stm32mp157c.dtsi >> >> between commit: >> >> 3c00436fdb20 ("ARM: dts: stm32: add USBPHYC support to stm32mp157c") >> >> from the arm-soc tree and commit: >> >> 5f0e9d2557d7 ("ARM: dts: stm32: Add exti support for stm32mp157c") >> >> from the irqchip tree. >> >> I fixed it up (see below) and can carry the fix as necessary. This >> is now fixed as far as linux-next is concerned, but any non trivial >> conflicts should be mentioned to your upstream maintainer when your tree >> is submitted for merging. You may also want to consider cooperating >> with the maintainer of the conflicting tree to minimise any particularly >> complex conflicts. >> > > Thanks for the fix (I will reorder nodes in a future patch). My opinion > is that all STM32 DT patches should come through my STM32 tree. It is my > role to fix this kind of conflicts. I thought it was a common rule > (driver patches go to sub-system maintainer tree and DT to the Machine > maintainer). For incoming next-series which contain DT+driver patches I > will indicate clearly that I take DT patch. I'm right ? Happy to oblige. Can you make sure you sync up with Ludovic and define what you want to do? In the meantime, I'm dropping the series altogether. Thanks, M. -- Jazz is not dead. It just smells funny...