Received: by 2002:ac0:a5b6:0:0:0:0:0 with SMTP id m51-v6csp3143609imm; Tue, 29 May 2018 01:40:18 -0700 (PDT) X-Google-Smtp-Source: AB8JxZqoa1NqvJuvPLQj7yFP/WHMbiPMstcpMuW/MyF6r4mTQR9hi+ApGqZCJsDG9QQc5Fx677PQ X-Received: by 2002:a17:902:8a82:: with SMTP id p2-v6mr16701148plo.244.1527583218332; Tue, 29 May 2018 01:40:18 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1527583218; cv=none; d=google.com; s=arc-20160816; b=lMYvru5R9Mo55mZBIjHl3DoNeY849+YqlLrnng5rUkORHssqSHWVw1w9/rYki6q0Ml Aj/BFokiQDwB6LsF6xkP6tBTazyt4zCwKzUZJC7d/ryb/fpLNPmZUWuUh9V0h0b8R8wn MMg0J5s8oH/nyCsq8iu76eotvL+hNn3IHqeVmN7cR1NcvZNYdto3gu6ad37XHsSHNs3F 4Oraemevh7gwOxu2UsXK7/hAGrc9LFgyrRecDi3uZXe28uNdEQHNLParePGwhEs0uc9R uZxej9awwtfUPrXZPurhfRVAlQPkdGaunGmLBz4uoofU4Quo1Y+i65uFf3QwccSGO1Sc T9Mg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:organization:from:references:cc:to:subject :arc-authentication-results; bh=S6A3/Ubf9BrUg0/k7qGVS1Wobuqv034i8GKBRaqPlNQ=; b=g224SEqaH1q4otJYVuVQqYsZnwYTWuZucAYGvlMi/PsXR3KQ6BpLs18lozfHI+4eyy /2Nk0TiBQEd+9PCnISMqx9qttDIauIhdV31nJ9rIu2H1FYg2gJCNPoX56sHsj8ZCVtto 54aSsHiOWwPtgmb058rKwK3LblDgty/7XjlSU1z6EaSWdQf5SCQK3sb+MB4oYsQb6dwm JZFt/QphD/2ttkVdc6k/nUV5hnSRj/ZWadTVSnnCCn54Sne3YVOZEo61wblgGb8kNk44 7OmoMayNrioD6qeZyqpk49q2mQ4YRWyYysgqe6oS1isPiYQpLFbB7EthBQ/veJ5Zuh/b yuAg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id t17-v6si32181049pfj.10.2018.05.29.01.40.04; Tue, 29 May 2018 01:40:18 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932502AbeE2IjW (ORCPT + 99 others); Tue, 29 May 2018 04:39:22 -0400 Received: from foss.arm.com ([217.140.101.70]:35086 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S932270AbeE2IjU (ORCPT ); Tue, 29 May 2018 04:39:20 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 748281529; Tue, 29 May 2018 01:39:19 -0700 (PDT) Received: from [10.1.206.75] (usa-sjc-imap-foss1.foss.arm.com [10.72.51.249]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id EF6C33F25D; Tue, 29 May 2018 01:39:17 -0700 (PDT) Subject: Re: linux-next: manual merge of the irqchip tree with the arm-soc tree To: Alexandre Torgue , Stephen Rothwell , Olof Johansson , Arnd Bergmann , ARM Cc: Linux-Next Mailing List , Linux Kernel Mailing List , Ludovic Barre , Amelie Delaunay References: <20180529155257.5ae48830@canb.auug.org.au> <1bedc0b7-21f9-1e15-a11c-3de06e81b5ba@st.com> From: Marc Zyngier Organization: ARM Ltd Message-ID: <2d647302-0be8-555b-8063-06b0d2d72772@arm.com> Date: Tue, 29 May 2018 09:39:15 +0100 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.7.0 MIME-Version: 1.0 In-Reply-To: Content-Type: text/plain; charset=windows-1252 Content-Language: en-GB Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 29/05/18 09:16, Alexandre Torgue wrote: > Hi Marc > > On 05/29/2018 09:47 AM, Marc Zyngier wrote: >> On 29/05/18 08:41, Alexandre Torgue wrote: >>> Hi Stephen >>> >>> On 05/29/2018 07:52 AM, Stephen Rothwell wrote: >>>> Hi all, >>>> >>>> Today's linux-next merge of the irqchip tree got a conflict in: >>>> >>>> arch/arm/boot/dts/stm32mp157c.dtsi >>>> >>>> between commit: >>>> >>>> 3c00436fdb20 ("ARM: dts: stm32: add USBPHYC support to stm32mp157c") >>>> >>>> from the arm-soc tree and commit: >>>> >>>> 5f0e9d2557d7 ("ARM: dts: stm32: Add exti support for stm32mp157c") >>>> >>>> from the irqchip tree. >>>> >>>> I fixed it up (see below) and can carry the fix as necessary. This >>>> is now fixed as far as linux-next is concerned, but any non trivial >>>> conflicts should be mentioned to your upstream maintainer when your tree >>>> is submitted for merging. You may also want to consider cooperating >>>> with the maintainer of the conflicting tree to minimise any particularly >>>> complex conflicts. >>>> >>> >>> Thanks for the fix (I will reorder nodes in a future patch). My opinion >>> is that all STM32 DT patches should come through my STM32 tree. It is my >>> role to fix this kind of conflicts. I thought it was a common rule >>> (driver patches go to sub-system maintainer tree and DT to the Machine >>> maintainer). For incoming next-series which contain DT+driver patches I >>> will indicate clearly that I take DT patch. I'm right ? >> Happy to oblige. Can you make sure you sync up with Ludovic and define >> what you want to do? > > Sorry I don't understand your reply. I just say that for series > containing DT patches + drivers patches, to my point of view it is more > safe that driver patches are taken by sub-system maintainer (you in this > case) and that I take DT patches in my tree. And I'm happy to let you deal with these patches. I'm just asking you sync with Ludovic to split the series on whichever boundary you wish to enforce. >> In the meantime, I'm dropping the series altogether. >> > Why? We could keep it as Stephen fixed the merge issue. Well, you seem to have a strong opinion about who deals with what. I'll let Ludovic repost what you and him decide should go via the irqchip tree. Thanks, M. -- Jazz is not dead. It just smells funny...